



\*\*FILE\*\*ID\*\*INIADP790

K 10

IIIIII NN NN IIIIII AAAAAAA DDDDDDDDD PPPPPPPP 77777777 9999999 0000000  
IIIIII NN NN IIIIII AAAAAAA DDDDDDDDD PPPPPPPP 77777777 9999999 0000000  
IIII NN NN AA AA DD DD DD PP PP 77 99 99 00 00  
IIII NN NN AA AA DD DD DD PP PP 77 99 99 00 00  
IIII NNNN NNNN IIIIII AA AA AA AA DD DD DD PP PP 77 99 99 00 00  
IIII NNNN NNNN IIIIII AA AA AA AA DD DD DD PP PP 77 99 99 00 00  
IIII NN NN NN NN IIIIII AA AA DD DD PPPPPPPP 77 9999999999 00 00 00  
IIII NN NN NN NN IIIIII AA AA DD DD PPPPPPPP 77 9999999999 00 00 00  
IIII NN NNNN NNNN IIIIII AAAAAAAA DD DD PP 77 99 0000 00  
IIII NN NNNN NNNN IIIIII AAAAAAAA DD DD PP 77 99 0000 00  
IIII NN NN AA AA DD DD PP 77 99 00 00 00  
IIII NN NN AA AA DD DD PP 77 99 00 00 00  
IIII IIIII NN NN IIIIII AA AA DDDDDDDDD PP 77 9999999 0000000  
IIII IIIII NN NN IIIIII AA AA DDDDDDDDD PP 77 9999999 0000000

The diagram illustrates a 10x10 grid of 100 cells. The cells are filled with the letters 'L', 'I', or 'S' in a specific pattern. The 'L' cells are located in the outer 9x9 grid, while the 'I' and 'S' cells are in the inner 8x8 grid, creating a stepped, pyramid-like shape. The 'I' cells form a central vertical column, and the 'S' cells form a surrounding pattern.

(3)	254	Macros to describe nexus configurations
(4)	379	Adapter-specific data structures
(5)	523	CPU-specific data structures
(6)	723	Message strings
(7)	734	INI\$IOMAP, Initialize and map nexuses
(8)	796	INITADP 790
(9)	916	CONFIG_IOSPACE
(10)	1066	CREATE_ARRAYS
(11)	1109	MAP_PAGES
(12)	1143	INI\$SCB
(13)	1269	INI\$UBSPACE
(14)	1339	INI\$UBADP - BUILD ADP AND INITIALIZE UBA
(14)	1815	INI\$MBADP - BUILD ADP AND INITIALIZE MBA
(14)	1816	INI\$DRADP - BUILD ADP AND INITIALIZE DR32
(14)	1817	INI\$CIADP - BUILD ADP AND INITIALIZE CI
(14)	1997	INI\$KDZ11
(14)	2031	INI\$CONSOLE, init data structures for console
(15)	2141	EXESINI_TIMWAIT - COMPUTE CORRECT TIMEWAIT LOOP VALUES
(16)	2299	EXESINIT_TODR - SET SYSTEM TIME TO CORRECT VALUE AT STARTUP

0000 1 .NLIST CND  
0000 5  
0000 9  
0000 13  
0000 15 .TITLE INIADP790 - ADAPTER INITIALIZATION FOR VAX 11/790  
0000 17  
0000 21  
0000 25  
0000 26 .IDENT 'V04-002'  
0000 27  
0000 28 \*\*\*\*\*  
0000 29 \*  
0000 30 \* COPYRIGHT (c) 1978, 1980, 1982, 1984 BY  
0000 31 \* DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS.  
0000 32 \* ALL RIGHTS RESERVED.  
0000 33 \*  
0000 34 \* THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED  
0000 35 \* ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE  
0000 36 \* INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER  
0000 37 \* COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY  
0000 38 \* OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY  
0000 39 \* TRANSFERRED.  
0000 40 \*  
0000 41 \* THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE  
0000 42 \* AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT  
0000 43 \* CORPORATION.  
0000 44 \*  
0000 45 \* DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS  
0000 46 \* SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.  
0000 47 \*  
0000 48 \*  
0000 49 \*\*\*\*\*  
0000 50 Facility: System bootstrapping and initialization  
0000 51  
0000 52 Abstract: This module contains initialization routines that are loaded  
0000 53 during system initialization (rather than linked into the system).  
0000 54  
0000 55 Environment: Mode = KERNEL, Executing on INTERRUPT stack, IPL=31  
0000 56  
0000 57 Author: Trudy C. Matthews Creation date: 22-Jan-1981  
0000 58  
0000 59  
0000 60 Modification history:  
0000 61  
0000 62 V04-002 TCM0013 Trudy C. Matthews 10-Sep-1984  
0000 63 Add \$BQODEF missing from TCM0012.  
0000 64  
0000 65 V04-001 TCM0012 Trudy C. Matthews 07-Sep-1984  
0000 66 For venus processor: turn on cache before calibrating  
0000 67 TIMEDWAIT cells (routine EXE\$INI\_TIMWAIT). Store the TIMEDWAIT  
0000 68 values calculated after cache is enabled in the boot driver's  
0000 69 TIMEDWAIT cells. This is because the boot driver initially  
0000 70 has to run with cache off, but after booting will run with  
0000 71 cache on.  
0000 72  
0000 73 V03-024 TCM0011 Trudy C. Matthews 31-Jul-1984  
0000 74 Change venus's CRD interrupt vector back to ^X54 in the SCB.

0000 75 : and its SBIA Fail vector to ^X64.  
0000 76 :  
0000 77 : V03-023 WMC0001 Wayne Cardoza 30-Jul-1984  
0000 78 : Add H memory to 780 list.  
0000 79 :  
0000 80 : V03-022 TCM0010 Trudy C. Matthews 25-Jul-1984  
0000 81 : Fix a bug in INI\$SUBSPACE for the 11/790 that caused second  
0000 82 : and subsequent unibus adapter spaces to be mapped incorrectly.  
0000 83 : Fix bugs in INI\$SCB for the 11/790. Fix conditional  
0000 84 : assembly flags in INI\$CONSOLE for the 11/790.  
0000 85 :  
0000 86 : V03-021 KDM0100 Kathleen D. Morse 01-May-1984  
0000 87 : Correct address of memory CSRs to be past the 8 missing  
0000 88 : Qbus adapter pages that do not exist.  
0000 89 :  
0000 90 : V03-020 KDM0099 Kathleen D. Morse 27-Apr-1984  
0000 91 : On a MicroVAX I, if the sysgen parameter TIMEDWAIT is set  
0000 92 : to request no time-prompting, then use the last recorded  
0000 93 : system time instead. This is found in EXESGQ\_TODCBASE  
0000 94 : which can be updated with a SET TIME command.  
0000 95 :  
0000 96 : V03-019 RLRSCORPIO Robert L. Rappaport 16-Mar-1984  
0000 97 : Begin additions (to INI\$IOMAP) for Scorpio support.  
0000 98 : Also move ADAPDESC to SYSMAR.MAR, changing it to remove  
0000 99 : the ADAP\_GENERAL array.  
0000 100 :  
0000 101 : V03-018 RLRINIADP Robert Rappaport 28-Feb-1984  
0000 102 : Add refinements to previous update that introduces  
0000 103 : longword array CONFREG. Mainly add logic to allow for  
0000 104 : independently assembled invocations of ADAPDESC macro  
0000 105 : to be linked into this code. This provides possible  
0000 106 : support of BI as a public bus, with user defined nodes.  
0000 107 :  
0000 108 : V03-017 KPL0100 Peter Lieberwirth 30-Jan-1984  
0000 109 : Implement first step towards a longword-array CONFREG to  
0000 110 : replace current byte array CONFREG. INIADP will construct  
0000 111 : two confregs, CONFREG and CONFREGL. CONFREGL will be  
0000 112 : a longword array. The high byte will be a VMS-bus  
0000 113 : designation, and the low word will contain the 16-bit  
0000 114 : device type. The BI introduces 16 bit device types.  
0000 115 :  
0000 116 : When all references to CONFREG have been modified to touch  
0000 117 : CONFREGL, INIADP will be modified again to stop creating  
0000 118 : the byte array.  
0000 119 :  
0000 120 : While here, map 9 pages of CI register space, up from 8.  
0000 121 :  
0000 122 : V03-016 KPL0001 Peter Lieberwirth 17-Jan-1984  
0000 123 : Fix bug in V03-015 that caused a failure to boot on 750s.  
0000 124 : Specifically, add NDT\$\_MEM1664NI to ADAPDESC macro.  
0000 125 :  
0000 126 : V03-015 TCM0009 Trudy C. Matthews 12-Dec-1983  
0000 127 : Add support for booting from VENUS console device to  
0000 128 : INI\$CONSOLE. When mapping I/O space on VENUS, use the  
0000 129 : PAMM to determine if any adaptors are present on the  
0000 130 : ABUS.  
0000 131 :

0000	132	V03-014	KDM0081	Kathleen D. Morse	13-Sep-1983
0000	133		Create version for Micro-VAX I.		
0000	134				
0000	135	V03-013	DWT0126	David W. Thiel	30-Aug-1983
0000	136		Modify EXE\$INIT_TODR to set internal time without		
0000	137		modifying the contents of the system disk.		
0000	138				
0000	139	V03-012	KDM0062	Kathleen D. Morse	18-Jul-1983
0000	140		Add loadable, cpu-dependent routine for initializing		
0000	141		the time-wait loop data cells, EXE\$INI_TIMWAIT.		
0000	142				
0000	143	V03-011	KDM0057	Kathleen D. Morse	15-Jul-1983
0000	144		Added loadable, cpu-dependent routine for initializing		
0000	145		the system time, EXE\$INIT_TODR.		
0000	146				
0000	147	V03-010	KTA3071	Kerbey T. Altmann	12-Jul-1983
0000	148		Include CPU-specific console init code.		
0000	149				
0000	150	V03-009	TCM0008	Trudy C. Matthews	10-Jan-1983
0000	151		Change PSECT of 11/790 data that must stick around after		
0000	152		INIADP is deleted. Build arrays ABUS_VA, ABUS_TYPE, and		
0000	153		ABUS_INDEX that describe the 11/790 ABUS configuration.		
0000	154				
0000	155	V03-008	MSH0002	Maryann Hinden	08-Dec-1982
0000	156		Add powerfail support for DW750.		
0000	157				
0000	158	V03-007	ROW0142	Ralph O. Weber	24-NOV-1982
0000	159		Change UBA interrupt services routines prototype so that		
0000	160		UBAERRADR is correctly computed as an offset from UBAINTBASE.		
0000	161				
0000	162	V03-006	TCM0007	Trudy C. Matthews	10-Nov-1982
0000	163		Add 11/790-specific initialization of SCB.		
0000	164				
0000	165	V03-005	TCM0006	Trudy C. Matthews	8-Nov-1982
0000	166		Initialize field ADPSL_AVECTOR with the address of		
0000	167		each adapter's first SCB vector.		
0000	168				
0000	169	V03-004	KTA3018	Kerbey T. Altmann	30-Oct-1982
0000	170		Move from INILOA facility, rename from INITADP,		
0000	171		put in conditional assembly, rewrite some routines.		
0000	172				
0000	173	V03-003	MSH0001	Maryann Hinden	24-Sep-1982
0000	174		Change EXE\$DW780_INT to EXE\$UBAERR_INT.		
0000	175				
0000	176	V03-002	TCM0005	Trudy C. Matthews	10-Aug-1982
0000	177		Added support for 11/790 processor.		
0000	178				
0000	179	V03-001	KDM0002	Kathleen D. Morse	28-Jun-1982
0000	180		Added \$DCDEF.		
0000	181				
0000	182	--			

0000 184 :  
0000 185 : MACRO LIBRARY CALLS  
0000 186 :  
0000 187 \$ADPDEF : Define ADP offsets.  
0000 188 \$BIICDEF : Define BIIC offsets.  
0000 189 \$BQODEF : Define boot vector offsets.  
0000 190 \$BTDDDEF : Define boot devices  
0000 191 \$BUADEF : Define BUA Register offsets.  
0000 192 \$CRBDEF : Define CRB offsets.  
0000 193 \$DCDEF : Define adapter types  
0000 194 \$DDBDEF : Define DDB offsets  
0000 195 \$DYNDEF : Define data structure type codes.  
0000 196 \$IDBDEF : Define interrupt dispatcher offsets.  
0000 208 \$I0790DEF : Define 11/790 I/O space.  
0000 209 \$PAMMDEF : Define PAMM register fields.  
0000 210 \$SBIADEF : Define SBI adapter register space.  
0000 219 \$MCHKDEF : Define machine check masks.  
0000 220 \$SNDTDEF : Define nexus device types.  
0000 221 \$PRDEF : Define IPR numbers.  
0000 222  
0000 226  
0000 230  
0000 234  
0000 236 \$PR790DEF : Define 11/790 specific IPR numbers.  
0000 238  
0000 242  
0000 246  
0000 247 \$PTEDEF : Define Page Table Entry bits.  
0000 248 \$RPBDEF : Define Restart Parameter Block fields.  
0000 249 \$UBADEF : Define UBA register offsets.  
0000 250 \$UCBDEF : Define UCB offsets.  
0000 251 \$VADEF : Define virtual address fields.  
0000 252 \$VECDEF : Define vec offsets.

0000 254 .SBTTL Macros to describe nexus configurations  
 0000 255  
 0000 256  
 0000 257  
 0000 258  
 0000 259  
 0000 260  
 0000 261  
 0000 262  
 0000 263  
 0000 264  
 0000 265  
 0000 266  
 0000 267  
 0000 268  
 0000 269  
 0000 270  
 0000 271  
 0000 272  
 0000 273  
 0000 274  
 0000 275  
 0000 276  
 0000 277  
 0000 278  
 0000 279  
 0000 280  
 0000 281  
 0000 282  
 0000 283  
 0000 284  
 0000 285  
 0000 286  
 0000 287 If SBI type codes were simply expanded to a word for purposes of the routines  
 0000 288 in this module, there would be possible conflicts between SBI devices and  
 0000 289 BI memory adapters supplied by DEC. Voila: the bus type.  
 0000 290  
 0000 291 Macro FLOAT\_NEXUS.  
 0000 292 INPUTS:  
 0000 293 PHYSADR -- physical address of 1 or more contiguous floating nexus  
 0000 294 slots  
 0000 295 NUMNEX -- number of contiguous floating nexuses, default = 1  
 0000 296 PERNEX -- amount of address space per nexus (does not have to be  
 0000 297 specified if NUMNEX = 1)  
 0000 298  
 0000 299 .MACRO FLOAT\_NEXUS PHYSADR,NUMNEX=1,PERNEX=0  
 0000 300 PA = PHYSADR  
 0000 301 .REPEAT NUMNEX : For each nexus...  
 0000 302 .LONG <PA/^X200> : Store PFN.  
 0000 303 .LONG 0 : Store floating nexus type.  
 0000 304 PA = PA + PERNEX : Increment to physical address of next nexus.  
 0000 305 .ENDR  
 0000 306 .ENDM FLOAT\_NEXUS  
 0000 307  
 0000 308  
 0000 309 : Macro FIXED\_NEXUS.  
 0000 310

E 11

```

0000 311 : INPUTS:
0000 312 : PHYSADR - physical address of 1 or more contiguous fixed nexus slots
0000 313 : PERNEX - amount of address space per nexus
0000 314 : NEXUSTYPES - a list of fixed nexus types, enclosed in <>
0000 315 :
0000 316 .MACRO FIXED_NEXUS PHYSADR,PERNEX=0,NEXUSTYPES
0000 317 PA = PHYSADR
0000 318 .IRP TYPECODE,NEXUSTYPES : For each fixed nexus type...
0000 319 .LONG <PA/^X200> : Store PFN.
0000 320 .LONG TYPECODE : Store fixed nexus type.
0000 321 PA = PA + PERNEX : Increment to address of next nexus.
0000 322 .ENDR
0000 323 .ENDM FIXED_NEXUS
0000 324
0000 325 :
0000 326 : Macro NEXUSDESC_TABLE - declare the beginning of a NEXUS descriptor table
0000 327
0000 328 1st byte in table (at offset -5 from label) contains length of
0000 329 adapter type code field in CSR's on this bus. [Note for SBI like
0000 330 busses, this is 1.] The next longword (at offset -4) in the
0000 331 table contains the Software defined bus type byte defined in the
0000 332 high order byte of the longword. [Note for SBI like busses, this
0000 333 value is 0, for the BI it is ^X80.]
0000 334 :
0000 335 :
0000 336 : Define parameters that may be specified or used in macro invocation.
0000 337
0000 338 BI_LIKE = 0 : BI like bus.
0000 339 SBI_LIKE = 1 : SBI like bus.
0000 340
0000 341 SBI_CSR_LEN = 1 : Length of type code field in adapter CSR's
0000 342 : on SBI, CMI, etc.
0000 343 BI_CSR_LEN = 2 : Length of type code field in adapter CSR's
0000 344 : on BI.
0000 345
0000 346 SBI_BUS_CODE = 0 : Software defined bus code for SBI like busses.
0000 347 BI_BUS_CODE = ^X80000000 : Software defined bus code for the BI.
0000 348
0000 349 .MACRO NEXUSDESC_TABLE LABEL,BUS_TYPE=SBI_LIKE
0000 350 .IF EQ,BUS_TYPE-SBI_LIKE
0000 351 .BYTE SBI_CSR_LEN
0000 352 .LONG SBI_BUS_CODE
0000 353 .IFF
0000 354 .IF EQ,BUS_TYPE-BI_LIKE
0000 355 .BYTE BI_CSR_LEN
0000 356 .LONG BI_BUS_CODE
0000 357 .IFF
0000 358 .ERROR ; UNRECOGNIZED BUS TYPE, NEXUSDESC_TABLE;
0000 359
0000 360 .ENDC
0000 361
0000 362 LABEL:
0000 363 .ENDM NEXUSDESC_TABLE
0000 364
FFFFFB 365 CSR_LEN_OFFSET = -5 : Offset before nexus descriptor of
0000 366 : byte containing length of adapter
0000 367 : type field in adapter CSR.

```

```
FFFFFFFC 0000 368 BUS_CODE_OFFSET = -4 ; Offset before nexus descriptor table
0000 369
0000 370
0000 371
0000 372
0000 373 ; Macro END_NEXUSDESC.
0000 374
0000 375 .MACRO END_NEXUSDESC
0000 376 .LONG 0
0000 377 .ENDM END_NEXUSDESC ; PFN=0 -> end of nexus descriptors.
```

```

0000 379 .SBTTL Adapter-specific data structures
0000 380
0000 381 ; Put a symbol for arrays built by macros in the correct psects.
0000 382
0000 383 ;***** ADAPTERS array *****
0000 384 .PSECT $$INIT$DATA0
0000 385 ADAPTERS: ; Build adapter type code arrays here.
0000 386
0000 387 .PSECT $$INIT$DATA1 ; User contributions in this .PSECT.
0000 388 ; End of ADAPTERS array *****
0000 389 ;***** End of ADAPTERS array *****
0000 390
0000 391 ;***** NUM_PAGES array *****
0000 392 .PSECT $$INIT$DATA2
0000 393 NUM_PAGES: ; Build "number of pages to map" array.
0000 394 .PSECT $$INIT$DATA3 ; User contributions in this .PSECT.
0000 395 ;***** End of NUM_PAGES array *****
0000 396
0000 397 ;***** INIT_ROUTINES array *****
0000 398 .PSECT $$INIT$DATA4
0000 399 INIT_ROUTINES: ; Build "address of init routine" array.
0000 400 .PSECT $$INIT$DATA5 ; User contributions in this .PSECT.
0000 401 ;***** End of INIT_ROUTINES array *****
0000 402
0000 403
0000 404 ; To add a new adapter type:
0000 405 ; 1) Add a new ADAPDESC macro invocation to the end of this list.
0000 406
0000 407 .PSECT $$INIT$DATA,LONG
0000 408
0000 409
0000 410 ; Default interrupt vectors for UNIBUS system devices
0000 411 ; (This array is indexed by the RPB field RPBS$B_DEVTYPE, if the RPB field
0000 412 ; RPBSW_ROUBVEC is zero. If RPBSW_ROUBVEC is not zero, then RPBSW_ROUBVEC
0000 413 ; is used and this array is not referenced at all. RPBSW_ROUBVEC is set up
0000 414 ; by PQDRIVER. RPBS$L_BOOTRO is set by VMB to contain the device name in
0000 415 ; ASCII, not the vector number and device type, as it does on full
0000 416 ; architecture VAX machines.
0000 417
0000 418 BOOTVECTOR:
0088 419 .WORD ^X88 ; RK06/7 Interrupt vector
0070 420 .WORD ^X70 ; RL01/2 Interrupt vector
0004
00 0004 422 BUS_CSR_LEN: ; Static byte containing the length (in bytes)
0004 423 .BYTE 0 ; of the adapter type field in the CSR's of
0005 424 ; the bus currently being configured. The
0005 425 ; proper value for the bus of interest is
0005 426 ; copied here, from the current nexus
0005 427 ; descriptor table, when we enter subroutine
0005 428 ; CONFIG_IOSPACE.
0005 429
00000000 0005 430 SW_BUS_CODE: ; Static longword containing the software
0005 431 .LONG 0 ; defined bus type, of the bus currently being
0009 432 ; configured, in the high order byte. The
0009 433 ; proper value for the bus of current interest
0009 434 ; is copied here, from the nexus descriptor
0009 435 ; table, when we enter subroutine

```

0009 436 ; CONFIG\_IOSPACE.  
0009 437  
0009 438 DIRECT\_VEC\_NODE\_CNT: ; Static longword that counts the number of  
0009 439 direct vectoring adapter nodes that we have  
00000000 0009 440 .LONG 0 run across so far.  
00000001 0000 442 \$SSVMSDEFINED = 1 ; Define symbol that means VMS system software.  
00000080 0000 443 NUMUBAVEC = 128 ; ALLOW FOR 128 UNIBUS VECTORS  
0000 444  
0000 445 ADAPDESC - ; Memory. \*\* MUST BE 1ST IN DESCRIPTOR LIST \*\*  
0000 446 ADPTYPES=<NDTS\_MEM1664NI,NDTS\_MEM4NI,NDTS\_MEM4I,NDTS\_MEM16NI, -  
0000 447 NDTS\_MEM16I, -  
0000 448 NDTS\_MEM64N1L,NDTS\_MEM64EIL,NDTS\_MEM64NIU,NDTS\_MEM64EIU, -  
0000 449 NDTS\_MEM64I, -  
0000 450 NDTS\_MEM256N1L,NDTS\_MEM256EIL,NDTS\_MEM256NIU,NDTS\_MEM256EIU, -  
0000 451 NDTS\_MEM256I, -  
0000 452 NDTS\_SCORMEM> -  
0000 453 NUMPAGES=1  
0000 454  
0000 455 ADAPDESC - ; MASSbus.  
0000 456 ADPTYPES=NDTS\_MB, -  
0000 457 NUMPAGES=8, -  
0000 458 INITRTN=INI\$MBADP  
0000 459  
0000 460 ADAPDESC - ; UNIBus.  
0000 461 ADPTYPES=<NDTS\_UB0,NDTS\_UB1,NDTS\_UB2,NDTS\_UB3,NDTS\_BUA>, -  
0000 462 NUMPAGES=8, -  
0000 463 INITRTN=INI\$SUBSPACE  
0000 464  
0000 465 ADAPDESC - ; Multi-port memory.  
0000 466 ADPTYPES=<NDTS\_MP0,NDTS\_MP1,NDTS\_MP2,NDTS\_MP3>, -  
0000 467 NUMPAGES=1, -  
0000 468 INITRTN=INI\$MPMADP  
0000 469  
0000 470 ADAPDESC - ; DR32.  
0000 471 ADPTYPES=NDTS\_DR32, -  
0000 472 NUMPAGES=4, -  
0000 473 INITRTN=INI\$DRADP  
0000 474  
0000 475 ADAPDESC - ; CI780  
0000 476 ADPTYPES=NDTS\_CI, -  
0000 477 NUMPAGES=9, -  
0000 478 INITRTN=INI\$CIADP  
0000 479  
0000 480 ADAPDESC - ; KDZ11 Processor  
0000 481 ADPTYPES=NDTS\_KDZ11, -  
0000 482 NUMPAGES=1, -  
0000 483 INITRTN=INI\$KDZ11  
0000 484

0000 488 :  
0000 489 : TABLES OF ADAPTER-DEPENDENT INFORMATION  
0000 490 :  
0000 491 : THE TABLE OFFSETS ARE:  
0000 492 :  
0000 493 : \$DEFINI ADPTAB  
0000 494 :  
00000001 0000 495 ADPTAB\_IDBUNITS:.BLKB 1 : # UNITS TO SET IN IDB  
00000003 0001 496 ADPTAB\_ADPLEN: .BLKW 1 : LENGTH OF ADP  
00000004 0003 497 ADPTAB\_ATYPE: .BLKB 1 : ADP TYPE  
0004 498 :  
0004 499 : \$DEFEND ADPTAB  
0000 500 :  
0000 501 :  
0000 502 : TABLES THEMSELVES:  
0000 503 :  
0000 504 :  
0000 505 MBATAB: : TABLE OF MBA CONSTANTS  
08 0000 506 .BYTE 8 : # UNITS IN MBA IDB  
0030 000E 507 .WORD ADPSC\_MBAADPLEN : # BYTES IN MBA ADP  
00 0010 508 .BYTE ATS\_MBA : MBA ADAPTER TYPE  
0011 509 :  
0011 510 DRTAB: : TABLE OF DR32 CONSTANTS  
01 0011 511 .BYTE 1 : # UNITS IN DR IDB  
0030 0012 512 .WORD ADPSC\_DRADPLEN : # BYTES IN DR ADP  
02 0014 513 .BYTE ATS\_DR : DR ADAPTER TYPE  
0015 514 :  
0015 515 CITAB: : TABLE OF CI CONSTANTS  
01 0015 516 .BYTE 1 : # UNITS IN CI IDB  
0030 0016 517 .WORD ADPSC\_CIADPLEN : # BYTES IN CI ADP  
04 0018 518 .BYTE ATS\_CI : CI ADAPTER TYPE  
0019 519 :

```
0019 523 .SBTTL CPU-specific data structures
0019 524
0019 525 : To add a new CPU type:
0019 526 : 1) Create a new nexus descriptor table, using FLOAT_NEXUS and
0019 527 :     FIXED_NEXUS macros. Put an END_NEXUSDESC macro at the end.
0019 528 :
0019 529
0019 552
0019 590
0019 617
0019 619
0019 620 CPU_APDSIZE:
04EC' 0019 621 .WORD ADP$C_UBAADPLEN+UBINTSZ+<NUMUBAVEC*4>
001B 622
001B 623
001B 624
001B 625 : Declare the beginning of a nexus-descriptor table.
001B 626 :
001B 627 NEXUSDESC_TABLE LABEL=NEXUSDESC
0020 628
0020 629
0020 630
0020 631 : Describe all nexuses on an 11/790 processor.
0020 632 :
00000001 0020 633 SBI_CPU = 1
00000000 0020 634 BI_CPU = 0
0020 635 FLOAT_NEXUS -
0020 636 PHYSADR=I0790$AL_I0AO, -
0020 637 NUMNEX=I0790$AL_NNEX, -
0020 638 PERNEX=I0790$AL_PERNEX
00A0 639 END_NEXUSDESC
00A4 640
00A4 641 :
00A4 642 : The following 11/790 data must remain in pool after INIADP is deallocated.
00A4 643 :
00A4 644 .SAVE
00000000 645 .PSECT SYSLOA, LONG
0000 646 :
0000 647 : These arrays describe the adapters on the 11/790's ABUS.
0000 648 :
0000 649 ABUS_VA:: : Virtual address of ABUS adapter space.
0000 650 LONG 0[4]
00'00'00'00' 0010 651 ABUS_TYPE:: : Type code of ABUS adapter.
0014 652 .BYTE 0[4]
00'00'00'00' 0014 653 ABUS_INDEX:: : If this ABUS adapter is an SBIA, index
0018 654 .BYTE 0[4] : into EXE$GL_CONFREGL and MMG$GL_SBI$CONF
0018 655 : where this SBI's nexus slots start.
000000A4 656
000000A4 657 .RESTORE
00A4 659
00A4 660
00A4 682
00A4 706
00A4 707
00A4 708 : Nexus "descriptor" arrays -- these arrays hold the nexus-device type and
00A4 709 : virtual address of every adapter on the system. The arrays, CONFREGL and
00A4 710 : SBICONF, are allocated enough space to hold the maximum number of adapters
```

00A4 711 : that can be attached to any CPU. When the code discovers how many adapters  
00A4 712 : actually exist on the system, it will allocate space from non-paged pool  
00A4 713 : and move a permanent copy of these arrays into that space.  
00A4 714 :  
00000040 00A4 715 MAXNEXUS = 64  
000000E4 00A4 716 CONFREG: .BLKB MAXNEXUS ; Byte array of nexus-device type codes..  
000001E4 00E4 718 SBICONF: .BLKL MAXNEXUS ; Longword array of VAs of adapter space.  
000002E4 01E4 720 CONFREGL: .BLKL MAXNEXUS ; Longword array of nexus-device type codes

	02E4	723	.SBTTL Message strings
	02E4	724	
	0000000D	725	CR = 13
	0000000A	726	LF = 10
		727	NOSPT:
2D 54 49 4E 49 43 45 58 45 25 0A 0D	02E4	728	.ASCIZ <CR><LF>/%EXECINIT-F-Insufficient SPT entries/<CR><LF>
65 69 63 69 66 66 75 73 6E 49 2D 46	02FO		
69 72 74 6E 65 20 54 50 53 20 74 6E	02FC		
	00 0A 0D 73 65	0308	
2D 54 49 4E 49 43 45 58 45 25 0A 0D	030D	730	BADUMR:
6D 65 60 20 53 55 42 49 4E 55 2D 46	030D	731	.ASCIZ <CR><LF>/%EXECINIT-F-UNIBUS memory does not start at 0/<CR><LF>
74 6F 6E 20 73 65 6F 64 20 79 72 6F	0319		
0D 30 20 74 61 20 74 72 61 74 73 20	0325		
	00 0A	0331	
		033D	

033F 734 .SBTTL INI\$IMAP, Initialize and map nexuses  
 033F 735 ++  
 033F 736 FUNCTIONAL DESCRIPTION:  
 033F 737 This routine is executed only once, during system initialization.  
 033F 738 It loops through all nexuses on the system, testing for  
 033F 739 adapters. When it finds an adapter, it maps its I/O space and  
 033F 740 initializes it.  
 033F 741  
 033F 742 INPUTS:  
 033F 743 BOO\$GL\_SPTFREL - next free VPN  
 033F 744 MMG\$GL\_SPTVASE - base of system page table  
 033F 745 EXE\$GL\_RPB - address of reboot parameter block  
 033F 747 RPBSL\_ADPPHY(RPB) - PFN of boot adapter space  
 033F 749  
 033F 750 OUTPUTS:  
 033F 751 R0 - SSS\_NORMAL  
 033F 752  
 033F 753 For each adapter found, its accessible I/O space is mapped to virtual  
 033F 754 addresses. An ADP (Adapter Control Block) is built, and the hardware  
 033F 755 adapter is initialized.  
 033F 756  
 033F 757 The arrays CONFREG (a byte array of nexus-device type codes, defined  
 033F 758 by NDT\$\_symbols) and SBICONF (a longword array of  
 033F 759 virtual addresses that map adapter space) are initialized. Pointers  
 033F 760 to these arrays are stored in EXE\$GL\_CONFREG and  
 033F 761 MMG\$GL\_SBICONF. The number of entries in these two parallel arrays is  
 033F 762 stored in EXE\$GL\_NUMNEXUS.  
 033F 763  
 033F 764 Since BI devices have a 16-bit device type code, a new CONFREG array is  
 033F 765 constructed. This is a longword array called CONFREGL.  
 033F 766  
 033F 767 Several locations in the RPB that describe the boot device are init'ed:  
 033F 768 RPBSL\_BOOTR1 - holds index into CONFREG and SBICONF for the boot  
 033F 769 adapter  
 033F 770 RPBSL\_ADPVIR - holds VA of boot device adapter's register space  
 033F 771 RPBSL\_CSRVIR - holds VA of boot device's register space  
 033F 772 --  
 033F 773  
 00000000 774 .PSECT \$SS\$INIT\$CODE.QUAD  
 0000 775 INI\$IMAP:::  
 0000 776  
 OFFF 8F BB 0000 777 PUSHR #^M<R0,R1,R2,R3,R4,R5,R6,R7,R8,R9,R10,R11>  
 BB 0000 778  
 0004 779 : Set up common inputs to CONFIG\_IOSPACE subroutine for the CPU-specific code.  
 0004 780  
 52 00000000'GF DO 0004 781 MOVL G^BOO\$GL\_SPTFREL,R2 : Get next available VPN.  
 53 00000000'GF DO 000B 782 MOVL G^MMG\$GL\_SPTBASE,R3 : Get base of System Page Table.  
 53 6342 DE 0012 783 MOVAL (R3)[R2],R3 : Compute SVASPT.  
 52 52 09 78 0016 784 ASHL #9,R2,R2 : Convert VPN to VA.  
 52 80000000 8F C8 001A 785 BISL #V\$M\_SYSTEM,R2 : Set system bit.  
 54 D4 0021 786 CLRL R4 : Clear index into CONFREG and SBICONF.  
 59 00000000'GF DO 0023 787 MOVL G^EXE\$GL\_RPB,R9 : Get address of RPB.  
 5A 5C A9 F7 8F 78 002A 788 ASHL #9,RPBSL\_ADPPHY(R9),R10 : Get PFN of boot adapter space.  
 00000000'GF 00E4'CF DE 0030 791 MOVAL W^SBICONF,G^MMG\$GL\_SBICONF : Set pointers to local copies  
 00006000'GF 00A4'CF DE 0039 792 MOVAL W^CONFREG,G^EXE\$GL\_CONFREG : of these arrays for init routines.  
 00000000'GF 01E4'CF DE 0042 793 MOVAL W^CONFREGL,G^EXE\$GL\_CONFREGL ; ...

004B 796 .SBTTL INITADP\_790

004B 797 ++ Configure VENUS I/O Address Space.

004B 799 ABUS Physical Address Space:

004B 800 VENUS's internal I/O bus, or ABUS, has 4 slots on it. ABUS adapters  
004B 803 occupy the following ranges of I/O address space:

ABUS slot	Physical address range
0	2000 0000 through 21FF FFFF
1	2200 0000 through 23FF FFFF
2	2400 0000 through 25FF FFFF
3	2600 0000 through 27FF FFFF

004B 813 For each adapter attached to the ABUS, some adapter register space  
004B 814 is defined (addresses 2x08 0000 through 2x08 007F). The first 12 (decimal)  
004B 815 longwords of the ABUS adapter register space are generically defined for all  
004B 816 types of ABUS adapters; the remaining register address space is ABUS  
004B 817 adapter-specific. The first generic register is the configuration register.  
004B 818 The low byte of the configuration register identifies the type of ABUS  
004B 819 adapter, and its revision level.

004B 821 Currently, only one adapter is supported on the ABUS: the SBIA, or  
004B 822 SBI/ABUS adapter. This adapter allows a standard 780 SBI to be attached to  
004B 823 VENUS's ABUS, and allows VENUS to support all standard 780 adapters and  
004B 824 peripherals.

004B 826 Search the ABUS slots for SBIA adapters, and configure SBI I/O space  
004B 827 and SBIA register space for any that are found.

004B 829 --  
58 C0100400 8F D0 004B 830 ASSUME SBIA\$L\_CR EQ 0 ; Assume configuration register is first  
004B 831 ; register in SBIA register space.  
004B 832 MOVL #<<I0790\$AL\_I0A0+ -  
0052 833 I0790\$AL\_I0ACR>/^X200>,R8 ; Calculate PFN  
0052 834 ; of first ABUS configuration register.  
0052 835 CLRL R11 ; Index into ABUS slots.

0054 836  
51 58 09 78 0054 837 ABUS\_LOOP:  
51 C00FFFFF 8F CA 0058 838 ASHL #9,R8,R1 ; Get physical address back from PFN.  
00000041 8F 51 DA 005F 839 BICL #^C<PAMMSM\_PAMADD>,R1 ; Only want bits 29:20 of physical addr.  
51 00000040 8F DB 0066 840 MTPR R1,#PR790\$-PAMLOC ; Request PAMM code for this address.  
51 04 00 EF 006D 841 MFPR #PR790\$-PAMACC,R1 ; Read PAMM location.  
51 0071 842 EXTZV #PAMMSV\_CODE,#PAMMSS\_CODE,- ; Extract PAMM code.  
OF 51 91 0072 843 R1,R1  
70 13 0075 844 CMPB R1,#PAMMSC\_NEXM ; Is an ABUS adapter present?  
90000000 8F C9 0077 845 BEQL END ABUS LOOP ; Nothing at this ABUS slot.  
63 58 007D 846 BISL3 #PTE\$M\_VALID!PTE\$C\_KW,- ; Temporarily associate VA in R2 with  
007F 848 R8,(R3) ; PFN in R8 via SPTE in R3.  
007F 849 SPRCTINI B^10\$ - ; Protect against non-existent memory  
008B 850 (R2),R1 #<MCHKSM\_NEXM!MCHKSM\_LOG> ; machine checks.  
008E 851 SPRCTEND 10\$ ; Read ABUS configuration register.  
008F 852 INVALID R2 ; End of protected code.  
; Clear TB of temporary mapping.

52 50 E9 0092 853 BLBC R0,END\_ABUS\_LOOP ; Nothing at this ABUS slot.  
 0095 854  
 0095 855 ; Found an adapter. See if its an SBIA.  
 0095 856  
 51 51 04 04 EF 0095 857 EXTZV #SBIA\$V\_TYPE,#SBIA\$\$\_TYPE,R1,R1 ; Get type field in config reg.  
 0010'CF4B 51 90 009A 858 MOVB R1,W^ABUS\_TYPE[R11] ; Save in ABUS type array.  
 51 01 91 00A0 859 CMPB #I0790\$C\_SBIAS,R1 ; Is this an SBIA?  
 42 12 00A3 860 BNEQ END\_ABUS\_LOOP ; Nope, go to next slot.  
 00A5 861  
 00A5 862 ; Found an SBIA.  
 00A5 863 ; Fill in the 790 nexus descriptor table with the physical addresses  
 00A5 864 ; corresponding to this ABUS slot.  
 00A5 865  
 5B D5 00A5 866 TSTL R11 ; If this is the first ABUS slot,  
 1C 13 00A7 867 BEQL CONFIG\_790 ; table is already set up properly.  
 51 10 D0 00A9 868 MOVL #I0790\$AL\_NNEX,R1 ; Get number of nexuses on this SBI.  
 00000400 8F C3 00AC 869 SUBL3 #I0790\$AL\_IOACR/^X200,- ; Get PFN of SBI nexus space for  
 50 58 00B2 870 R8,R0 this ABUS slot.  
 56 0020'CF DE 00B4 871 MOVAL W^NEXUSDESC,R6 ; Get address of 790 nexus table.  
 00B9 872 20\$: MOVL R0,(R6)+ ; Put PFN in table.  
 86 50 D0 00B9 873 ADDL2 #4,R6 ; Step past fixed/floating type code.  
 56 04 C0 00BC 874 ADDL #I0790\$AL\_PERNEX/^X200,R0 ; PFN of next nexus on this SBI.  
 50 10 C0 00BF 875 SOBGTR R1,20\$ ; Fill in entire table.  
 F4 51 F5 00C2 876  
 00C5 877 ; Fill in 11/790-specific SCB slots and map SBIA register space, then  
 00C5 878 ; call CONFIG\_IOSPACE as a subroutine, to configure this SBI.  
 00C5 879  
 00C5 880  
 00C5 881 CONFIG\_790:  
 0000'CF4B 52 D0 00C5 882 MOVL R2,W^ABUS\_VA[R11] ; Save VA of SBIA register space.  
 58 DD 00CB 883 PUSHL R8 ; Save PFN of SBIA register space.  
 51 01 D0 00CD 884 MOVL #1,R1 ; Number of pages to map.  
 0140 30 00D0 885 BSBW MAP\_PAGES ; Map SBIA register space.  
 0183 30 00D3 886 BSBW INI\$SCB ; Fill in 790-specific SCB vectors.  
 56 0020'CF DE 00D6 887 MOVAL W^NEXUSDESC,R6 ; Address of 790 nexus descriptor table.  
 0014'CF4B 54 90 00DB 888 MOVB R4,W^ABUS\_INDEX[R11] ; Save index into CONFREG and SBICONF.  
 1C 10 00E1 889 BSBW CONFIG\_IOSPACE ; Configure this SBI.  
 0100 8F BA 00E3 890 POPR #^M<R85 ; Restore PFN of SBIA register space.  
 00E7 891  
 00E7 892  
 58 00010000 8F C0 00E7 893 END\_ABUS\_LOOP:  
 00EE 894 ADDL #I0790\$AL\_PERABS/^X200,R8 ; R8 <- PFN of next ABUS adapter's  
 FF60 5B 01 03 F1 00EE 895 register space.  
 00F4 909 ACBL #3,#1,R11,ABUS\_LOOP ; Branch if more ABUS slots.  
 00C3 30 00F4 910 BSBW CREATE\_ARRAYS ; Create CONFREG and SBICONF arrays.  
 OFFF 8F BA 00F7 911 POPR #^M<R0,R1,R2,R3,R4,R5,R6,R7,R8,R9,R10,R11>  
 50 01 D0 00FB 912 MOVL #1,R0 ; Set success status  
 05 00FE 913 RSB ; Return.

00FF 916 .SBTTL CONFIG\_IOSPACE  
 00FF 917  
 00FF 918 CONFIG\_IOSPACE  
 Given a nexus descriptor table, which describes what "nexuses" or  
 "slots" are available on a system to hold I/O adapters, find and  
 initialize all adapters on the system.  
 00FF 919  
 00FF 920  
 00FF 921  
 00FF 922  
 00FF 923  
 00FF 924 Inputs: R2 - next available virtual address, to be used for mapping I/O space  
 00FF 925 R3 - address of PTE associated with VA in R2  
 00FF 926 R4 - Current index into CONFREG and SBICONF arrays (should be 0 the  
 first time CONFIG\_IOSPACE is called)  
 00FF 927 R6 - address of nexus descriptor table  
 00FF 928 R9 - address of Restart Parameter Block (RPB)  
 00FF 929 R10 - PFN of boot adapter space  
 00FF 930 R11 - page offset from beginning of SCB; tells which page of the SCB  
 00FF 931 to use for this set of nexuses (passed to routines that init ADP)  
 00FF 932  
 00FF 933  
 00FF 934 Outputs: R2,R3,R4 - updated  
 00FF 935 R9,R10,R11 - preserved; all other registers potentially modified  
 00FF 936 CONFREG - initialized with adapter NDT\$ code for each nexus  
 00FF 937 SBICONF - initialized with adapter space VA for each nexus  
 00FF 938  
 00FF 939  
 00FF 940 CONFIG\_IOSPACE:  
 00FF 941  
 00FF 942 Main loop. Map and initialize all adapters on system.  
 00FF 943  
 00FF 944  
 00FF 945  
 FB A6 90 00FF 951 MOVB CSR\_LEN\_OFFSET(R6),- ; Move length of adapter type field  
 0004'CF 0102 952 W^BUS\_CSR\_LEN in CSR's to static location.  
 FC A6 D0 0105 953 MOVL BUS\_CODE\_OFFSET(R6),- ; Move software defined bus type code  
 0005'CF 0108 954 W^\$W\_BUS\_CODE to static longword.  
 010B 955  
 58 86 D0 010B 956 NXT\_NEXUS:  
 01 12 010B 957 MOVL (R6)+,R8 ; For each nexus...  
 05 0110 959 BNEQ TEST\_NEXUS ; Get PFN of nexus.  
 0111 960 RSB ; If PFN non-zero, go test the slot.  
 0111 961 ; If 0, we've found all nexuses.  
 0111 962 ; Read configuration register to determine if anything is present at this  
 0111 963 ; nexus.  
 0111 964  
 90000000 8F C9 0111 965 TEST\_NEXUS:  
 63 58 0117 966 BISL3 #PTE\$M\_VALID!PTE\$C\_KW,- ; Temporarily associate VA in R2 with  
 0119 967 R8,(R3) PFN in R8 via SPTE in R3.  
 0119 968 \$PRTCTINI B^10\$, - Protect following code from non-  
 51 62 D0 0125 969 #<MCHK\$M\_NEXM!MCHK\$M\_LOG>; existent memory machine checks.  
 0128 970 MOVL (R2),R1 ; Read adapter configuration register.  
 0129 971 \$PRTCTEND 10\$ ; End of protected code.  
 11 50 E8 012C 972 INVALID R2 ; Clear TB of temporary mapping.  
 012F 973 BLBS R0,GET\_TYPE ; Branch if no machine check occurred.  
 012F 974  
 012F 975 ; No adapter present at this nexus.  
 00A4'CF44 94 012F 977 CLRB W^CONFREG[R4]  
 01E4'CF44 D4 0134 978 CLRL W^CONFREGL[R4]  
 55 D4 0139 979 CLRL R5 ; Store "unknown" type in CONFREG  
 ; and in CONFREGL also.  
 ; Use general memory type to map

```

56 04 C0 013B 980 ; one page of I/O space.
59 11 013B 981 : Step past type code in nexus table.
013E 982 : Go map I/O space for this nexus.
0140 984
0140 985 : Execution continues here if adapter was present.
0140 986
0140 987 : GET_TYPE:
57 86 D0 0140 988 : Get nexus-device type from nexus table.
14 12 0143 990 : Branch if fixed slot.
0143 991
0145 992 : Floating-type slot. Use type from configuration register.
0145 993 : Determine if type in configuration register is 8-bits or 16-bits.
0145 994 :
0145 995
0004'CF 01 91 0145 996 : Determine length of adapter type
014A 997 : field in CSR contained in R7.
05 13 014A 998 : EQL implies 1 byte (8-bit) field.
57 51 3C 014C 999 : BI_LIKE, so use word instruction.
03 11 014F 1000 : Skip byte instruction.
57 51 9A 0151 1001 10$: : Use byte instruction to get type.
0151 1002 20$: : Or in software bus code.
57 0005'CF C8 0154 1003 : BISL W^SW_BUS_CODE,R7
0154 1004 :
0159 1005 :
0159 1006 : Here R7 has hardware adapter code or'ed with software bus code.
0159 1007 : Translate specific nexus device type code into general adapter type code.
0159 1008 :
0159 1009 : GET_GEN_TYPE:
00A4'CF44 57 90 0159 1010 : Save nexus-device type in CONFREG.
01E4'CF44 57 D0 015F 1011 : CONFREGL also filled in.
55 D4 0165 1012 : Clear loop index.
0167 1013 30$: :
50 0000'CF45 DE 0167 1014 : Get address of adapter type code.
0000'CF 9F 016D 1015 : Push addr of end of ADAPTERS array.
8E 50 D1 0171 1016 : See if we went beyond array.
3F 1E 0174 1017 : unrecognized adapter, do not map.
60 57 D1 0176 1018 : Adapter type match?
04 13 0179 1019 : If EQL yes, adapter type match.
55 D6 017B 1020 : Increment loop index.
E8 11 017D 1021 : Look at next adapter.
017F 1022 40$: :
017F 1023 :
017F 1024 :
017F 1025 : Store boot parameters.
017F 1026 :
5A 58 D1 017F 1028 : Does PFN match boot adapter's PFN?
15 12 0182 1029 : No; continue.
60 A9 52 D0 0184 1031 : Store VA of boot adapter space.
20 A9 54 D0 0188 1032 : Store boot adapter nexus number.
51 54 A9 0D 00 EF 018C 1033 : Get offset into UNIBUS/QBUS I/O page.
0192 1034 : EXTZV #0,#13,= RPB$L_CSRPHY(R9),R1
0192 1035 : MOVAB <8*512>(R2)[R1] -
0199 1036 : RPB$L_CSRVIR(R9) :
0199 1037 :
0199 1038 :
0199 1039 : R5/ general adapter type; index into "general" adapter arrays.
0199 1040 : For each adapter -
0199 1041 :

```

0199 1042 : Map the # of pages specified in ADAPDESC macro  
0199 1043 : JSB to initialization routine specified in ADAPDESC macro  
0199 1044 :  
0199 1045 MAP\_NEXUS:  
00E4'CF44 52 D0 0199 1050 MOVL R2,W^SBICONF[R4] : Save VA of adapter space in SBICONF.  
51 0000'CF45 3C 019F 1051 MOVZWL W^NUM\_PAGES[R5],R1 : Get number of pages to map.  
6C 10 01A5 1052 BSBB MAP\_PAGES : Map the I/O pages.  
51 0000'CF45 DE 01A7 1053 MOVAL W^INIT\_ROUTINES[R5],R1 : Get address of initialization routine.  
61 D5 01AD 1054 TSTL (R1) : Initialization routine specified?  
04 13 01AF 1055 BEQL END\_NEXUS : Branch if none.  
00 B141 16 01B1 1056 JSB @RT[R1] : Call initialization routine.  
01B5 1057 END\_NEXUS:  
54 D6 01B5 1058 INCL R4 : Increment CONFREG and SBICONF index.  
FF51 31 01B7 1060 BRW NXT\_NEXUS : Go do next nexus.  
01BA 1064

01BA 1066 .SBTTL CREATE\_ARRAYS  
 01BA 1067  
 01BA 1068  
 01BA 1069  
 01BA 1070  
 01BA 1071  
 01BA 1072  
 01BA 1073  
 01BA 1074  
 01BA 1075  
 01BA 1076  
 01BA 1077  
 01BA 1078  
 01BA 1079  
 01BA 1080  
 01BA 1081  
 01BA 1082  
 01BA 1083 CREATE\_ARRAYS:  
 00000000'GF 54 D0 01BA 1084 MOVL R4,G^EXE\$GL\_NUMNEXUS : Store number of nexuses on system.  
 51 0C A444 DE 01C1 1085 MOVAL 12(R4)[R4],R1 : Allocate n bytes for CONFREG plus  
 51 6144 DE 01C6 1086 4n bytes for SBICONF + header  
 0317 30 01CA 1088 BSBW ALONPAGD : Another 4n bytes for CONFREGL.  
 82 7C 01CD 1089 CLRQ (R2)+ : Get pool for CONFREG and SBICONF.  
 82 51 B0 01CF 1090 MOVW R1,(R2)+ : Clear out unused  
 82 0763 8F B0 01D2 1091 MOVW #(DYN\$C\_CONF@8)!DYN\$C\_INIT,(R2)+ : Set type and subtype  
 00000000'GF 62 9E 01D7 1092 MOVAB (R2),G^EXE\$GL\_CONFREG : Store address of system CONFREG.  
 51 6244 9E 01DE 1093 MOVAB (R2)[R4],R1 : Two steps to CONFREGL, 1st, SBICONF,  
 00000000'GF 51 D0 01E2 1094 MOVL R1,G^MMG\$GL\_SBICONF : Store address of system SBICONF.  
 00000000'GF 6144 DE 01E9 1095 MOVAL (R1)[R4],G^EXE\$GL\_CONFREGL : And address of system CONFREGL.  
 14 BB 01F1 1096 PUSHR #^M<R2,R4> : Save pool address and nexus count.  
 62 00A4'CF 54 28 01F3 1097 MOVC3 R4,W^CONFREG,(R2) : Copy CONFREG to pool.  
 14 BA 01F9 1098 POPR #^M<R2,R4> : Retrieve pool address and nexus count.  
 51 54 04 C5 01FB 1099 MULL3 #4,R4,R1 : Number of bytes in SBICONF.  
 6244 00E4'CF 51 D0 01FF 1100 MOVL R1,-(SP) : Save, SBICONF size = CONFREGL size  
 51 7E 51 28 0202 1101 MOVC3 R1,W^SBICONF,(R2)[R4] : Copy SBICONF to pool.  
 63 01E4'CF 51 28 0209 1102 MOVL (SP)+,R1 : Restore size of SBICONF and CONFREGL.  
 0212 1103 MOVC3 R1,W^CONFREGL,(R3) : Copy CONFREGL to pool. R3 is output  
 0212 1104 from SBICONF MOVC3, so SBICONF and  
 0212 1105 0212 1106 : CONFREGL must be adjacent.  
 05 0212 1107 RSB

```

0213 1109 .SBTTL MAP_PAGES
0213 1110 ++
0213 1111 INPUTS:
0213 1112 R1/ Number of pages to map.
0213 1113 R2/ VA of page to map.
0213 1114 R3/ VA of system page table entry to be used.
0213 1115 R8/ PFN of page(s) to map.
0213 1116
0213 1117 OUTPUTS:
0213 1118 R2,R3 updated; R1,R8 destroyed; all other registers preserved
0213 1119
0213 1120 ;--
0213 1121
0213 1122 MAP_PAGES:
0213 1123
83 58 90000000 8F C9 0213 1124 BISL3 #<PTE$M_VALID!PTE$C_KW>,R8,(R3)+ ; Map a page.
00000000'GF 52 0200 C2 58 D6 021B 1125 INCL R8 ; Next PFN.
00000000'GF 021D 1126 MOVAB S12(R2),R2 ; Next VA.
00000000'GF 0222 1127 INCL G^BO0$GL_SPTFREL ; Next free entry.
00000000'GF D1 0228 1128 CMPL G^BO0$GL_SPTFREL, - ; Check for no more system page
04 04 0233 1129 G^BO0$GL_SPTFREL table entries.
DB 51 15 0233 1130 BLEQ ERROR_HALT ; Branch if out of SPTEs.
05 F5 0235 1131 SOBGTR R1,MAP_PAGES ; Map another page.
05 0238 1132 RSB ; All done.
0239 1133
0239 1134
0239 1135 ERROR_HALT:
51 02E4'CF 9E 0239 1136 MOVAB W^NOSPT,R1 ; Set error message.
00000000'GF 023E 1137 ERROR_HALT 1: CLRL R11 ; Indicate console terminal.
16 0240 1138 JSB G^EXE$OUTZSTRING ; Output error message.
00 0246 1140 HALT ; ***** FATAL ERROR *****
```

```

0247 1143 .SBTTL INI$SCB
0247 1144 :++ Fill in 11/790-specific SCB vectors.
0247 1145
0247 1146
0247 1147 INPUTS:
0247 1148 R11 - Which SCB page is used by this SBIA
0247 1149 ABUS_VA[R11] - Address of this SBIA's register space
0247 1150
0247 1151 OUTPUTS:
0247 1152 790-specific SCB vectors are filled in; they will point into a
0247 1153 JSB table, which transfers control to the appropriate interrupt
0247 1154 handling routine with the address of the SBIA's register space
0247 1155 on top of the stack (so the interrupt routine will know which SBIA
0247 1156 interrupted). After this routine executes, each 790-specific SCB
0247 1157 vector is set up as shown below:
0247 1158
0247 1159
0247 1160
0247 1161
0247 1162
0247 1163
0247 1164
0247 1165
0247 1166
0247 1167
0247 1168
0247 1169
0247 1170
0247 1171 All registers are preserved.
0247 1172 :++ Macro SCBVEC.
0247 1173
0247 1174
0247 1175
0247 1176
0247 1177 This macro defines a table of <SCB vector, interrupt service routine>
0247 1178 pairs. This table is used to initialize the 11/790-specific vectors
0247 1179 in the SCB.
0247 1180
0247 1181 .MACRO SCBVEC VECNUM,SERVICE RTN,SYS
0247 1182
0247 1183 .WORD <VECNUM/4> ; Longword offset from start of SCB page.
0247 1184 .LONG <SERVICE RTN-> ; Store self-relative offset to service
0247 1185 ; routines defined in SYSLOA790.
0247 1186 NUMVECS = NUMVECS + 1 ; Count number of vectors to load.
0247 1187 .ENDM SCBVEC
0247 1188
0247 1189
0247 1190
0247 1191 : List the 11/790 SCB vectors to be directed to the JSB table.
0247 1192
00000000 0247 1193 NUMVECS = 0 ; Number of SCB vectors to load.
0247 1194 INI$L_SCBVALS: ; Define SCB vectors and their
0247 1195 ; interrupt handling routines.
0247 1196 SCBVEC VECNUM=<^X58>,SERVICE RTN=EXE$INT58
0240 1197 SCBVEC VECNUM=<^X5C>,SERVICE RTN=EXE$INT5C
0253 1198 SCBVEC VECNUM=<^X60>,SERVICE RTN=EXE$INT60
0259 1199

```

```

00000018 1200 .PSECT SYSLOA,LONG ; This data stays after INIADP is gone.
0018 1201
0018 1202
0018 1203 .ALIGN LONG
0018 1204 .REPT 4*NUMVECS
0018 1205 .ALIGN LONG
0018 1206 JSB @#EXESLOAD_ERROR
0018 1207 .LONG 0
0018 1208 .ENDR
00A6 1209
00000259 1210 .PSECT $$$INIT$CODE
0259 1211
0259 1212 INI$SCB:
51 50 E9 AF 1F BB 0259 1213 PUSHR #^M<R0,R1,R2,R3,R4> ; Save some registers.
51 00000018'EF DE 025B 1214 MOVAL INISL_SCBVALS,R0 ; Get address of SCB value table.
52 5B 24 24 C5 025F 1215 MOVAL INISL_IOAVECS,R1 ; Get address of JSB table.
52 00000000'GF D0 026D 1216 MULL3 #<NUMVECS*12>,R11,R2 ; Get byte offset into JSB table for
53 5B 09 78 0274 1217 ADDL R2,R1 this SCB page.
52 53 C0 026A 1218 MOVL G^EXESGL_SCB,R2 ; R1 points to 1st JSB table entry
53 03 D0 026D 1219 ASHL #9,R11,R3 for this SCB page.
53 03 D0 027B 1220 ADDL R3,R2 ; Address of SCB.
53 03 D0 027B 1221 MOVL #NUMVECS,R3 ; Turn SCB page offset into byte offset.
53 03 D0 027B 1222 ADDL R3,R2 ; R2 points to beginning of correct
53 03 D0 027B 1223 MOVL #NUMVECS,R3 ; SCB page.
53 03 D0 027B 1224 ; Get number of vectors to load.

027E 1225
027E 1226
027E 1227 R0 walks through a table of the form:
027E 1228 .WORD <longword offset into SCB>
027E 1229 .LONG <self-relative offset to SCB interrupt handling routine>
027E 1230 where each JSB instruction is longword aligned.
027E 1231
027E 1232 R1 walks through a table of the form:
027E 1233 JSB <@#interrupt handling routine>
027E 1234 .LONG <address of SBIA register space>
027E 1235
027E 1236 R2 points to the beginning of the SCB page for this SBIA.
027E 1237
027E 1238 This loop performs the following functions:
027E 1239 (1) Fills in the SCB vector to point to one of the JSB instructions
027E 1240 in the IOAVEC table.
027E 1241 (2) Fills in the destination of the JSB instruction to point to the
027E 1242 correct interrupt handling routine in SYSLOA790.EXE.
027E 1243 (3) Fills in the longword after the JSB instruction with the address
027E 1244 of register space for this SBIA adapter.
027E 1245
027E 1246
027E 1247 FILL_IN_SCB:
6244 54 80 B0 027E 1248 MOVW (R0)+,R4 ; R4 <- longword offset into SCB page.
01 A1 9E 0281 1249 MOVAB 1(R1),(R2)[R4] ; Point SCB vector to JSB instruction
02 A1 00 B040 9E 0286 1250 ; (+1 to execute on interrupt stack).
06 A1 0000'CF4B D0 028C 1251 MOVAB a(R0)[R0],2(R1) ; Fill in destination of JSB instruction.
50 04 A0 DE 0293 1252 MOVL W^ABUS_VA[R11],6(R1) ; Put address of IOA regs after the JSB.
51 0C A1 DE 0297 1253 MOVAL 4(R0),R0 ; Step to next entry in SCB table.
E0 53 F5 029B 1254 MOVAL 12(R1),R1 ; Step to next entry in JSB table.
029E 1255 SOBGTR R3,FILL_IN_SCB ; Repeat for all vectors.
029E 1256 :

```

029E 1257 : Take care of a special case: the vector at offset "x54 into venus' SCB is  
029E 1258 : the SBI FAIL vector. This condition is handled as a powerfail. This is a  
029E 1259 : special case because we don't want the address of the SBIA registers on the  
029E 1260 : stack when we vector to the powerfail code.  
029E 1261 :  
00000001'GF 9E 029E 1262 MOVAB G^EXESPOWERFAIL+1,- ; Load address of powerfail routine.  
64 A2 02A4 1263 ^X64(R2)  
1F BA 02A6 1264 POPR #^M<R0,R1,R2,R3,R4>  
05 02A8 1265 RSB  
02A9 1266

02A9 1269 .SBTTL INI\$UBSPACE  
 02A9 1270 ++  
 02A9 1271 Map UNIBUS space; initialize UNIBUS ADP.  
 02A9 1272  
 02A9 1273  
 02A9 1274  
 02A9 1275  
 02A9 1276  
 02A9 1277  
 02A9 1278  
 02A9 1279  
 02A9 1280  
 02A9 1281  
 02A9 1282  
 02A9 1283  
 02A9 1284  
 02A9 1285  
 02A9 1286  
 02A9 1287  
 02A9 1290 MOVAL W^CONFREGL[R4],R8 ; R8 => CONFREGL slot.  
 02A9 1291 EXTZV #0,#2,(R8),R8 ; Get UBA number.  
 02A9 1292 ASHL #9,R8,R8 ; Position UB number.  
 02B8 1295  
 02B8 1304  
 02B8 1309  
 02B8 1314  
 02B8 1319  
 02B8 1321 BICL3 #^XFF,-8(R6),R1 ; Get PFN of start of SBI addr space.  
 02C1 1322 MOVAB W^<<I0790\$AL\_UB0SP+^0760000>/^X200>(R1)[R8],R8 ; Calculate PFN of Unibus I/O page.  
 02C7 1323  
 02C7 1325  
 02C7 1330  
 02C7 1331 MOVL #16,R1 ; Number of pages to map (UB/Qbus space).  
 02CA 1332 BSBW MAP\_PAGES ; Map I/O pages.  
 02CD 1333  
 02CD 1334 ; Call adapter initialization routine.  
 02CD 1335  
 02CD 1336 ; BSBW INI\$UBADP ; Init ADP block.  
 02CD 1337 ; RSB

02CD 1339 .SBTTL INI\$UBADP - BUILD ADP AND INITIALIZE UBA  
 02CD 1340 :+  
 02CD 1341 : INI\$UBADP ALLOCATES AND FILLS IN AN ADAPTER CONTROL BLOCK, INTERRUPT  
 02CD 1342 : DISPATCHER AND CONNECTS THEM TO THE PROPER SCB VECTORS. A CALL IS  
 02CD 1343 : THEN MADE TO UBA\$INITIAL TO INITIALIZE THE ADAPTER HARDWARE.  
 02CD 1344 :  
 02CD 1345 : INPUT:  
 02CD 1346 : R4 - nexus identification number of this adapter  
 02CD 1347 : R11- offset from beginning of SCB to correct SCB page for this adapter  
 02CD 1348 :-  
 02CD 1349 :  
 02CD 1350 INI\$UBADP:  
 01FF 8F BB 02CD 1351 :  
 02CD 1352 : PUSHR #^M<R0,R1,R2,R3,R4,R5,R6,R7,R8> ; SAVE R0-R8  
 02D1 1353 :  
 02D1 1354 : Allocate and initialize Adapter Control Block (ADP).  
 02D1 1355 :  
 51 0019'CF 3C 02D1 1356 : MOVZWL W^CPU ADPSIZE,R1 : PICK UP LENGTH OF ADP  
 020B 30 02D6 1357 : BSBW ALONPAGD : ALLOCATE SPACE FOR ADP  
 08 A2 51 B0 02D9 1358 : MOVW R1,ADPSW\_SIZE(R2) : SET SIZE INTO ADP BLOCK  
 0A A2 01 90 02DD 1359 : MOVB #DYN\$C ADP, - : AND SET TYPE OF BLOCK  
 0E A2 01 B0 02E1 1360 : ADPSB\_TYPE(R2)  
 62 00E4'CF44 D0 02E5 1361 : MOVW #ATS UBA, - : SET TYPE OF ADAPTER  
 02E5 1362 : ADPS\$ ADPTYPE(R2)  
 0C A2 54 B0 02EB 1363 : MOVL W^SBI\$CONF[R4], - : SET VA OF CONFIGURATION REG  
 02EB 1364 : ADPSL\_CSR(R2)  
 50 14 A2 DE 02EF 1365 : MOVW R4,ADPSW\_TR(R2) : SET TR NUMBER FOR ADAPTER  
 60 50 DO 02F3 1366 :  
 04 A0 50 DO 02F6 1367 : MOVAL ADPSL\_DPQFL(R2),R0 : ADDRESS OF DATA PATH WAIT QUEUE  
 02FA 1368 : MOVL R0,(R0) : INIT QUEUE HEADER  
 04 A0 50 DO 02F6 1369 : MOVL R0,4(R0) :  
 02FA 1370 :  
 50 30 A2 DE 02FA 1371 : MOVAL ADPSL\_MRQFL(R2),R0 : ADDRESS OF MAP WAIT QUEUE  
 60 50 DO 02FE 1372 : MOVL R0,(R0) : INIT QUEUE HEADER  
 04 A0 50 DO 0301 1373 : MOVL R0,4(R0)  
 04 A2 D4 0305 1374 : CLRL ADPSL\_LINK(R2) : ZAP ADAPTER CHAIN LINK  
 FCF5' 30 0308 1375 : BSBW ADPLINK : LINK ADP TO END OF LIST  
 0308 1376 :  
 0308 1377 : Initialize adapter interrupt vectors in System Control Block.  
 0308 1378 :  
 58 00000000'GF DO 0308 1379 : MOVL G^EXE\$GL\_SCB,R8 : GET SCB ADDRESS  
 0312 1380 :  
 0312 1382 :  
 53 5B 09 78 0312 1383 : ASHL #9,R11,R3 : Turn SCB page offset into byte offset.  
 58 53 C0 0316 1384 : ADDL R3,R8 : Set to beginning of correct SCB page.  
 0319 1385 :  
 0319 1387 :  
 0319 1389 :  
 0319 1390 :  
 0319 1391 : Following ASSUME breaks if the ADP length is not a multiple of 4, thereby  
 0319 1392 : causing the vectors to NOT be long word aligned.  
 0319 1393 :  
 0319 1394 : ASSUME ADP\$C\_UBAADPLEN/4\*4 EQ ADP\$C\_UBAADPLEN  
 0319 1395 :  
 53 02EC'C2 9E 0319 1396 : MOVAB ADP\$C\_UBAADPLEN+UBINTSZ(R2),R3 : LOCATE VECTORS  
 10 A2 53 DO 031E 1397 : MOVL R3,ADPSL\_VECTOR(R2) : AND RECORD IN ADP  
 60 A2 FFFE 8F B0 0322 1398 : MOVW #^XFFF,ADPSW\_DPBITMAP(R2) : MARK DATAPATHS 1-15 AVAILABLE

53	FF6C'C3	9E	0328	1399	MOVAB	-UBINTSZ(R3),R3	: BASE OF INTERRUPT CODE
63	0450'CF	0094'8F	BB	032D	1400	PUSHR #^M<R0 R1,R2,R3,R4,R5>	: SAVE MOVC REGISTERS
54	54 04 00	3F	28	032F	1401	MOV C3 #UBINTSZ W^UBAINTBÁSE,(R3)	: COPY INTERRUPT CODE
50	0100 C844	3F	BA	0337	1402	POPR #^M<R0 R1,R2,R3,R4,R5>	: RESTORE MOVC REGISTERS
1C	A2 50	50	DE	033E	1403	EXTZV #0 #4,R4,R4	: Use low 4 bits of nexus number.
60	01'A3	9E	0344	1404	MOVAL x100(R8)[R4],R0	: COMPUTE 1ST VECTOR ADDRESS	
40	A0 21'A3	9E	034C	1405	MOVL R0,ADPSL AVEC(R2)	: SAVE ADDR OF ADAPTER SCB VECTORS	
0080	CO 41'A3	9E	0351	1406	MOVAB B^UBAINT4+1(R3),(R0)	: STORE VECTOR FOR BR4	
00C0	CO 61'A3	9E	0357	1407	MOVAB B^UBAINT5+1(R3),64(R0)	: STORE VECTOR FOR BR5	
50	62	DO	035D	1408	MOVAB B^UBAINT6+1(R3),128(R0)	: STORE VECTOR FOR BR6	
0A'A3	50	CO	0360	1409	MOVAB B^UBAINT7+1(R3),192(R0)	: STORE VECTOR FOR BR7	
2A'A3	50	CO	0364	1410	MOVL ADPSL_CSR(R2),R0	: GET UBACSR ADDRESS	
4A'A3	50	CO	0368	1411	ADDL R0,B^UBAINT4REL(R3)	: ADD CSR VA	
6A'A3	50	CO	036C	1412	ADDL R0,B^UBAINT5REL(R3)	: TO EACH OF THE	
0089'C3	52	DO	0370	1413	ADDL R0,B^UBAINT6REL(R3)	: BICL INSTRUCTIONS	
0000'CF	9E	0375	1414	ADDL R0,B^UBAINT7REL(R3)	: IN THE INTERRUPT DISPATCHERS		
0090'C3	9E	0379	1415	MOVL R2,UBAINTADP(R3)	: SET ADDRESS OF ADAPTOR CONTROL BLOCK		
01'A3	9E	037C	1416	MOVAB W^EXE\$UBAERR_INT,-			
44'A2	9E	037F	1417	UBAERRADR(R3)	: SET ADDRESS OF ERROR HANDLER		
21'A3	9E	0381	1418	MOVAB B^UBAINT4+1(R3),-			
48'A2	9E	0384	1419	ADPSL UBASCB(R2)	: SAVE 4 SCB VECTOR CONTENTS		
41'A3	9E	0386	1420	MOVAB B^UBAINT5+1(R3),-			
4C'A2	9E	0389	1421	ADPSL UBASCB+4(R2)	: DITTO		
61'A3	9E	038B	1422	MOVAB B^UBAINT6+1(R3),-			
50'A2	9E	038E	1423	ADPSL UBASCB+8(R2)	: DITTO		
54	52	DO	0390	1424	MOVAB B^UBAINT7+1(R3),-		
52	62	DO	0393	1425	ADPSL UBASCB+12(R2)	: DITTO	
04 A2	7C000000 8F	DO	0396	1426	MOVL R2,R4	: COPY ADP ADDRESS	
00000000'GF	16	039E	1427	MOVL ADPSL_CSR(R2),R2	: VIRTUAL ADDRESS OF ADAPTER		
54 A4 63	DO	03A4	1428	MOVL #^X7C000000,UBASL_CR(R2)	: DISABLE ALL UMR'S		
58 A4 20 A3	DO	03A8	1429	JSB G^MMG\$SVAPTECHK	: ADDRESS OF SPTE THAT MAPS ADAPTER		
53	52 54	DO	03AD	1430	MOVL (R3),ADPSL_UBASPTE(R4)	: SAVE CONTENTS OF SPTE MAPPING ADAPTER	
54	00000000'GF	DE	03B0	1431	MOVL <8*4>(R3),-	: CONTENTS OF SPTE MAPPING I/O SPACE	
	54 0000'CF	DE	03B7	1432	ADPSL_UBASPTE+4(R4)		
			03BC	1433	MOVL R4,R2	: COPY ADP ADDRESS BACK TO R2	
			03BC	1434	MOVAL G^UBASUNEXINT,R3	: GET ADDR OF UNEXP INT SERVICE(IN EXEC)	
			03BC	1435	MOVAL W^UBASINT0,R4	: GET ADDR OF SPECIAL VECTOR 0 ROUTINE	
			03BC	1436	:		
			03BC	1437	INIT UB VECTORS TO UNEXPECTED INTERRUPT SERVICE		
			03BC	1438	:		
			03BC	1439	:		
50	10 A2	DO	03BC	1440	MOVL ADPSL_VECTOR(R2),R0	: GET ADDRESS OF VECTORS	
80	54	DO	03C0	1441	MOVL R4,(R0)+	: SPECIAL CASE FOR VECTOR 0	
51	7F 8F	9A	03C3	1442	MOVZBL #<NUMUBAVEC-1>,R1	: REST OF VECTORS	
80	53	DO	03C7	1443	10\$: MOVL R3,(R0)+	: FILL VECTOR WITH UNEXP INT	
FA	51	F5	03CA	1444	SOBGTR R1,10\$	: FILL ALL VECTORS	
			03CD	1445	;		
			03CD	1447	;		
			03CD	1507	;		
			03CD	1508	;		
			03CD	1536	;		
			03CD	1537	;		
			03CD	1558	;		
			03CD	1559	;		
			03CD	1601	;		
			03CD	1602	;		
			03CD	1651	;		

03CD 1652 : Now check for any UNIBUS memory that may be on the adapter. First we must  
 03CD 1653 : disable all the UNIBUS Map Registers so that there is no conflict in  
 03CD 1654 : which memory will respond. Then we check all 248Kb of potential memory in  
 03CD 1655 : 8Kb chunks, since each disable bit on the 780 UBA represents 16 UMR's or  
 03CD 1656 : 8Kb of memory. The number of registers is stored in the ADP and the  
 03CD 1657 : corresponding number withdrawn from the UMR map in the ADP.  
 03CD 1658 :  
 03CD 1659 :

56 62 D0 03CD 1661 MOVL ADPSL\_CSR(R2),R6 : Pick up adapter pointer  
 51 D4 03D0 1662 CLRL R1 : Zero out number of UMR to disable  
 57 08 AE 00000200 8F C3 03D2 1664 SUBL3 #512,8(SP),R7 : R7 = VA of last page of UNIBUS  
 58 0C AE 04 C3 03DB 1665 SUBL3 #4,12(SP),R8 : R8 = VA of SPTE mapping (R7)  
 54 20 AE 00000200 8F C3 03E0 1666 SUBL3 #512,32(SP),R4 : R4 = PFN of first page of UNIBUS  
 68 DD 03E9 1667 PUSHL (R8) : Save contents of SPTE  
 53 54 D0 03EB 1668 MOVL R4,R3 : Copy starting PFN  
 55 1F D0 03EE 1669 MOVL #31,R5 : 31 8Kb chunks to test  
 03F1 1670 50\$: INVALID R7 : Invalidate TB  
 90000000 8F C9 03F4 1671 BISL3 #<PTESM\_VALID!PTESC\_KW>,- : Map each page of UNIBUS  
 68 54 03FA 1672 R4,(R8) : Address to check  
 50 57 D0 03FC 1673 MOVL R7,R0 : Validate it  
 FBFE 30 03FF 1674 BSBW EXESTEST\_CSR : Not there  
 0D 50 E9 0402 1675 BLBC R0,70\$ :  
 54 53 D1 0405 1676 CMPL R3,R4 : First time in?  
 04 13 0408 1677 BEQL 60\$ : Yes, skip next test  
 51 D5 040A 1678 TSTL R1 : Any registers already?  
 3A 13 040C 1679 BEQL 80\$ : No, memory not start at 0  
 51 10 A1 9E 040E 1680 60\$: MOVAB 16(R1),R1 : Yes, up the count  
 54 10 A4 9E 0412 1681 70\$: MOVAB 16(R4),R4 : Map Next 8Kb (16\*512)  
 D8 55 F5 0416 1682 SOBGTR R5,50\$ : Loop until done  
 68 BED0 0419 1683 POPL (R8) : Restore old contents of SPTE  
 041C 1684 INVALID R7 : Invalidate TB  
 0256 C2 51 B0 041F 1686 MOVW R1,ADPSW\_UMR\_DIS(R2) : Record number disabled  
 0424 1688 :  
 0424 1689 : Initialize fields for new UBA map register allocation. Make it appear  
 0424 1690 : that we have one contiguous array of 496 available map registers.  
 0424 1691 : To do this we set ADPSL\_MRACTMDRS to one (the number of active  
 0424 1692 : map register descriptors for distinct contiguous areas),  
 0424 1693 : ADPSW\_MRNRGARY(0) to 496 (i.e the number of registers in this  
 0424 1694 : contiguous range) and ADPSW\_FRGARY(0) to 0 (i.e. the first register  
 0424 1695 : in the range is register 0).  
 0424 1696 :  
 64 A2 5C A2 01 D0 0424 1697 MOVL #1,ADPSL\_MRACTMDRS(R2) : 1 active map descriptor  
 01F0 8F 51 A3 0428 1700 SUBW3 R1,#496,ADPSW\_MRNRGARY(R2); for a range of 496 registers  
 015E C2 51 B0 042F 1710 MOVW R1,ADPSW\_FRGARY(R2) : starting at register zero.  
 62 A2 01 AE 0434 1711 MNEGW #1,ADPSW\_MRNFENCE(R2) : Also init "fences" which precede  
 015C C2 01 AE 0438 1712 MNEGW #1,ADPSW\_MRFENCE(R2) : the two descriptor arrays.  
 043D 1713 :  
 043D 1714 : Initialize adapter hardware.  
 043D 1715 :  
 54 62 D0 043D 1716 MOVL ADPSL\_CSR(R2),R4 : Get CSR address to init  
 FBBD 30 0440 1717 BSBW UBASINITIAL : And initialize adapter  
 01FF 8F BA 0443 1718 POPR #^M<R0,R1,R2,R3,R4,R5,R6,R7,R8> : Restore registers  
 05 0447 1719 RSB : Return  
 0448 1720 :  
 0448 1722 :  
 0448 1723 : Error if UNIBUS memory not start at location 0  
 0448 1724 :

51 030D'CF 9E 0448 1725 80\$: MOVAB W\$BADUMR,R1 ; Set error message  
FDEE 31 044D 1726 BRW ERROR\_HALT\_1 ; Put it out  
0450 1728

0450 1731 :  
 0450 1732 : UBA INTERRUPT SERVICE ROUTINES. ONE COPY OF THESE ROUTINES IS  
 0450 1733 : MOVED INTO NONPAGED POOL AND RELOCATED FOR EACH UBA.  
 0450 1734 :  
 0450 1735 : \*\*\*\* NOTE \*\*\*\* THE CODING SEQUENCE FOR DISPATCHING ON UBA INTERRUPTS  
 0450 1736 : IS ASSUMED IN THE MODULE MCHECK780.MAR. THE ASSUMPTIONS ARE MADE SO  
 0450 1737 : THE MACHINE CHECK HANDLER CAN IDENTIFY A CPU TIMEOUT WHEN THE  
 0450 1738 : BICL3 INSTRUCTION IS READING THE UBA'S BRRVR REGISTER.  
 0450 1739 : THE ASSUMPTIONS MADE ARE THAT THE VALUE OF THE VIRTUAL ADDRESS OF THE BRRVR  
 0450 1740 : REGISTER IS AT AN OFFSET OF 10. BYTES PAST THE INTERRUPT VECTOR ENTRY POINT.  
 0450 1741 : THAT THE PC OF THE INSTRUCTION ACCESSING BRRVR IS 3 BYTES PAST THE INTERRUPT  
 0450 1742 : VECTOR ENTRY, AND THAT R4 AND R5 ARE SAVED ON THE STACK AT THAT POINT.  
 0450 1743 :  
 0450 1744 :  
 0450 1745 : .ENABL LSB  
 0450 1746 : .ALIGN QUAD  
 0450 1747 : UBAINTBASE:  
 0450 1748 : UBAINT4=-UBAINTBASE : BASE OF UBA INTERRUPT DISPATCHERS  
 0450 1749 : MOVQ R4,-(SP) : UBA 0 INTERRUPT DISPATCH LEVEL 4  
 0450 1750 : BICL3 #^X7FFFFE03,0#UBASL\_BRRVR,R4 : SAVE REGISTERS  
 0450 1751 : UBAINT4REL=-UBAINTBASE-5 : READ VECTOR REGISTER AND CLEAR BITS  
 0450 1752 : MOVQ R2,-(SP) : OFFSET TO ADD UBACSR VALUE  
 0450 1753 : MOVAB B^VECTAB[R4],R5 : SAVE REGISTERS  
 0450 1754 : BGEQ 10\$ : GET ADDRESS OF INTERRUPT VECTOR  
 0450 1755 : MOVQ R0,-(SP) : IF GEQ UBA INTERRUPTS  
 0450 1756 : JMP a(R5)+ : SAVE REGISTERS  
 0450 1757 : .ALIGN QUAD : DISPATCH INTERRUPT  
 0450 1758 : UBAINT5=-UBAINTBASE : UBA 0 INTERRUPT DISPATCH LEVEL 5  
 0450 1759 : MOVQ R4,-(SP) : SAVE REGISTERS  
 0450 1760 : BICL3 #^X7FFFFE03,0#UBASL\_BRRVR+4,R4 : READ VECTOR REGISTER AND CLEAR BITS  
 0450 1761 : UBAINT5REL=-UBAINTBASE-5 : OFFSET TO ADD UBACSR VALUE  
 0450 1762 : MOVQ R2,-(SP) : SAVE REGISTERS  
 0450 1763 : MOVAB B^VECTAB[R4],R5 : GET ADDRESS OF INTERRUPT VECTOR  
 0450 1764 : BGEQ 10\$ : IF GEQ UBA INTERRUPTS  
 0450 1765 : MOVQ R0,-(SP) : SAVE REGISTERS  
 0450 1766 : JMP a(R5)+ : DISPATCH INTERRUPT  
 0450 1767 : .ALIGN QUAD :  
 0450 1768 : UBAINT6=-UBAINTBASE : UBA 0 INTERRUPT DISPATCH LEVEL 6  
 0450 1769 : MOVQ R4,-(SP) : SAVE REGISTERS  
 0450 1770 : BICL3 #^X7FFFFE03,0#UBASL\_BRRVR+8,R4 : READ VECTOR REGISTER AND CLEAR BITS  
 0450 1771 : UBAINT6REL=-UBAINTBASE-5 : OFFSET TO ADD UBACSR VALUE  
 0450 1772 : MOVQ R2,-(SP) : SAVE REGISTERS  
 0450 1773 : MOVAB B^VECTAB[R4],R5 : GET ADDRESS OF INTERRUPT VECTOR  
 0450 1774 : BGEQ 10\$ : IF GEQ UBA INTERRUPTS  
 0450 1775 : MOVQ R0,-(SP) : SAVE REGISTERS  
 0450 1776 : JMP a(R5)+ : DISPATCH INTERRUPT  
 0450 1777 : .ALIGN QUAD :  
 0450 1778 : UBAINT7=-UBAINTBASE : UBA 0 INTERRUPT DISPATCH LEVEL 7  
 0450 1779 : MOVQ R4,-(SP) : SAVE REGISTERS  
 0450 1780 : BICL3 #^X7FFFFE03,0#UBASL\_BRRVR+12,R4 : READ VECTOR AND CLEAR BITS  
 0450 1781 : UBAINT7REL=-UBAINTBASE-5 : OFFSET TO ADD UBACSR VALUE  
 0450 1782 : MOVQ R2,-(SP) : SAVE REGISTERS  
 0450 1783 : MOVAB B^VECTAB[R4],R5 : GET ADDRESS OF INTERRUPT VECTOR  
 0450 1784 : BGEQ 10\$ : IF GEQ UBA INTERRUPTS  
 0450 1785 : MOVQ R0,-(SP) : SAVE REGISTERS  
 0450 1786 : JMP a(R5)+ : DISPATCH INTERRUPT  
 00 54 1F E5 04CE 1787 10\$: BBCC #31,R4,20\$ : CLEAR ADAPTER ERROR INTERRUPT FLAG (MSB)

54 55 E4'AF44 9E 04D2 1788 20\$: MOVAB B^VECTAB[R4],R5 ;GET ADDRESS OF INTERRUPT VECTOR  
00000000'8F D0 04D7 1789 MOVL I^#0,R4 ;GET ADDRESS OF ADAPTOR CONTROL BLOCK  
00000089 04DE 1790 UBAINTADP=.-UBAINTBASE-5 ;OFFSET TO START OF LOADED CODE  
00000000 9F 17 04DE 1791 JMP @#0 ;ERROR ROUTINE IN ADPERR780  
00000090 04E4 1792 UBAERRADR=.-UBAINTBASE-4  
04E4 1793 .DSABL LSB  
04E4 1794  
04E4 1795 .ALIGN LONG ;LONGWORD ALIGN VECTORS  
04E4 1796 VECTAB: ;END OF INTERRUPT CODE, START OF VECTORS  
00000094 04E4 1797 UBINTSZ=.-UBAINTBASE ;SIZE OF UBA INTERRUPT CODE  
04E4 1798

04E4 1815 .SBTTL INI\$MBADP - BUILD ADP AND INITIALIZE MBA  
 04E4 1816 .SBTTL INI\$DRADP - BUILD ADP AND INITIALIZE DR32  
 04E4 1817 .SBTTL INI\$CIADP - BUILD ADP AND INITIALIZE CI  
 04E4 1818 .+  
 04E4 1819 :+ INI\$MBADP IS CALLED AFTER MAPPING THE REGISTERS FOR A MASSBUS ADAPTER.  
 04E4 1820 AN ADAPTER CONTROL BLOCK IS ALLOCATED AND FILLED. A CRB AND IDB ARE  
 04E4 1821 ALSO ALLOCATED AND INITIALIZED. THE ADAPTER HARDWARE IS THEN INITIALIZED  
 04E4 1822 BY CALLING MBASINITIAL.  
 04E4 1823  
 04E4 1824 INI\$DRADP IS CALLED AFTER MAPPING THE REGISTERS FOR THE DR32  
 04E4 1825 ADAPTER. THE ADAPTER CONTROL BLOCK, CRB, AND IDB ARE ALLOCATED  
 04E4 1826 AND INITIALIZED. THE ADAPTER HARDWARE IS THEN INITIALIZED BY  
 04E4 1827 CALLING DR\$INITIAL.  
 04E4 1828  
 04E4 1829 INI\$MBADP AND INI\$DRADP SHARE COMMON CODE AFTER THE TABLE OF ADAPTER  
 04E4 1830 SPECIFIC CONSTANTS IS SELECTED AND STORED IN R8.  
 04E4 1831  
 04E4 1832 INPUT:  
 04E4 1833 R4 - nexus identification number of this adapter  
 04E4 1834 R11- offset from beginning of SCB to correct SCB page for this adapter  
 04E4 1835  
 04E4 1836 OUTPUTS:  
 04E4 1837 ALL REGISTERS PRESERVED  
 04E4 1838 .-  
 04E4 1839  
 00000000'GF 17 04E4 1840 ALONPAGD:JMP G^INI\$ALONONPAGED  
 04EA 1841  
 04EA 1842 .ENABL LSB  
 04EA 1843  
 04EA 1844 INI\$DRADP: : INITIALIZE DR32 DATA STRUCTURES  
 04EA 1845  
 58 07FF 8F BB 04EA 1848 PUSHR #^M<R0,R1,R2,R3,R4,R5,R6,R7,R8,R9,R10> : SAVE REGISTERS  
 58 0011'CF DE 04EE 1849 MOVAL W^DRTAB,R8 : GET DR32 TABLE OF CONSTANTS  
 59 0000'CF 9E 04F3 1850 MOVAB W^DRSINT,R9 : ADDRESS OF INTERRUPT SERVICE ROUTINE  
 5A 0000'CF 9E 04F8 1851 MOVAB W^DRSINITIAL,R10 : ADDRESS OF DEVICE INITIALIZATION  
 28 11 04FD 1852 BRB 10\$ : JOIN COMMON CODE  
 04FF 1855  
 04FF 1856 INI\$CIADP: : INITIALIZE CI DATA STRUCTURES  
 04FF 1857  
 58 07FF 8F BB 04FF 1860 PUSHR #^M<R0,R1,R2,R3,R4,R5,R6,R7,R8,R9,R10> : SAVE REGISTERS  
 58 0015'CF DE 0503 1861 MOVAL W^CITAB,R8 : GET CI TABLE OF CONSTANTS  
 59 0000'CF 9E 0508 1862 MOVAB W^CISINT,R9 : ADDRESS OF INTERRUPT SERVICE ROUTINE  
 5A 0000'CF 9E 050D 1863 MOVAB W^CISINITIAL,R10 : ADDRESS OF DEVICE INITIALIZATION  
 13 11 0512 1864 BRB 10\$ : JOIN COMMON CODE  
 0514 1867  
 0514 1868 INI\$MBADP: : INIT MBA DATA STRUCTURES  
 0514 1869  
 58 07FF 8F BB 0514 1872 PUSHR #^M<R0,R1,R2,R3,R4,R5,R6,R7,R8,R9,R10> :  
 58 000D'CF DE 0518 1873 MOVAL W^MBATAB,R8 : GET MBA TABLE OF CONSTANTS  
 59 0000'CF 9E 051D 1874 MOVAB W^MBASINT,R9 : ADDRESS OF INTERRUPT SERVICE ROUTINE  
 5A 0000'CF 9E 0522 1875 MOVAB W^MBASINITIAL,R10 : ADDRESS OF DEVICE INITIALIZATION  
 0527 1876 10\$:  
 0527 1877 :  
 0527 1878 : Allocate and initialize Channel Request Block.  
 0527 1879 :  
 51 0048 8F 3C 0527 1880 MOVZWL #CRBSC LENGTH,R1 : SET SIZE OF CRB  
 B6 10 052C 1881 BSBB ALONPAGD : ALLOCATE SPACE FOR CRB

F 13

```

08 A2 51 B0 052E 1882      MOVW  R1,CRBSW_SIZE(R2)      ; SET CORRECT SIZE
0A A2 05 90 0532 1883      MOVB  #DYN$C_CRB,CRBSB_TYPE(R2) ; SET CORRECT TYPE
04 A2 62 62 DE 0536 1884      MOVAL CRBSL_WQFL(R2),CRBSL_WQFL(R2) ; INITIALIZE WAIT QUEUE HEADER
50 24 A2 9E 053D 1885      MOVAL CRBSL_WQFL(R2),CRBSL_WQBL(R2) ; FLINK AND BLINK
80 9F163CBB 8F DO 0541 1886      MOVAB CRBSL_INTD(R2),R0      ; SET ADDRESS OF INTD AREAD
80 59 DO 0548 1888      MOVL #^X9FT63CBB,(R0)+    ; 'PUSHR ^M<R2,R3,R4,R5> JSB @#'
80 80 D4 054B 1889      MOVL R9,(R0)+       ; ADDR OF XXX$INT ROUTINE
60 5A DO 054D 1890      CLRL (R0)+       ; CLEAR OUT UNNEEDED AREA
5A 52 DO 0550 1891      MOVL R10,(R0)      ; ADDR OF XXX$INITIAL ROUTINE
5A 53 DO 0553 1892      MOVL R2,R10       ; SAVE CRB ADDRESS

: Allocate and initialize Interrupt Dispatch Block.

51 00000038 9F41 51 68 9A 0553 1893      MOVZBL ADPTAB_IDB_TS(R8),R1 ; GET # OF IDB UNITS
84 10 0556 1894      MOVAL #IDB$C_LENGTH[R1],R1 ; GET TOTAL SIZE OF IDB
08 A2 51 B0 0560 1898      BSBW ALONPAGD      ; ALLOCATE SPACE FOR CRB
0A A2 09 90 0564 1899      MOVW R1,IDBSW_SIZE(R2)      ; SET STRUCTURE SIZE
0568 98 0568 1900      MOVB #DYN$C_IDB,-      ; AND TYPE CODE
68 98 0568 1901      MOVZBW ADPTAB_IDBUNIT[R8],- ; SET COUNT OF UNITS
0C A2 00E4'CF44 DO 056C 1902      MOVL W$BICONF[R4],-      ; SET CSR ADDRESS TO
0572 1903      IDBSL_CSR(R2)      ; START OF ADAPTER REG SPACE
2C AA 52 DO 0572 1905      MOVL R2,-          ; SET ADDRESS OF IDB INTO CRB
59 52 DO 0576 1906      CRBSL_INTD+VECSL_IDB(R10) ; SAVE ADDRESS OF IDB
0579 1907      MOVL R2,R9       ; SAVE ADDRESS OF IDB
0579 1908      1909      : Allocate and initialize Adapter Control Block (ADP).
0579 1910      1911      MOVZWL ADPTAB_ADPLEN(R8),R1 ; GET SIZE OF ADAPTER
FF64 30 057D 1912      BSBW ALONPAGD      ; ALLOCATE SPACE FOR CRB
08 A2 51 B0 0580 1913      MOVW R1,ADPSW_SIZE(R2)      ; SET SIZE OF STRUCTURE
0A A2 01 90 0584 1914      MOVB #DYN$C_ADP,ADPSB_TYPE(R2); AND TYPE CODE
062 69 DO 0588 1915      MOVL IDBSL_CSR(R9),ADPSL_CSR(R2); SET ADDRESS OF CONFIGURATION REGISTER
0C A2 54 B0 058B 1916      MOVW R4,ADPSW_TR(R2)      ; SET TR/SLOT-16 NUMBER OF ADAPTER
03 A8 98 058F 1917      MOVZBW ADPTABATYPE(R8),- ; SET THE ADAPTER TYPE
0E A2 0592 1918      MOVL R10,ADPSL_CRB(R2) ; POINT ADP TO CRB
10 A2 5A DO 0594 1919      CMPW ADP$W_ADPTYPE(R2),#ATS_CI ; CI?
0598 1920      MOVL 20$                 ; YES, DO NOT CONNECT UP VECTORS
0598 1921      BEQL 20$                 ; NO, CONNECT UP VECTORS
0598 1922      1923      : Initialize adapter interrupt vectors in System Control Block.
0598 1924      1925      MOVL G$EXE$GL_SCB,R0      ; GET ADDRESS OF SCB
55 5B 09 78 059F 1926      ASHL #9,R11,R5      ; Turn SCB page offset into byte offset.
50 55 C0 05A3 1927      ADDL R5,R0       ; set to beginning of correct SCB page.
54 54 04 00 EF 05A6 1928      EXTZV #0 #4,R4,R4      ; Use low 4 bits of nexus number.
50 0100 C044 DE 05AB 1929      MOVAL ^X100(R0)[R4],R0      ; COMPUTE ADDR OF 1ST VECTOR
1C A2 50 DO 05B1 1930      MOVL R0,ADPSL_AVECFOR(R2) ; SAVE ADDR OF ADAPTER'S SCB VECTORS
60 25 AA DE 05B5 1931      MOVAL CRBSL_INTD+1(R10),(R0) ; CONNECT VECTOR TO CRB CODE
40 A0 25 AA DE 05B9 1932      MOVAL CRBSL_INTD+1(R10),64(R0); SAME FOR
0080 C0 25 AA DE 05BE 1933      MOVAL CRBSL_INTD+1(R10),128(R0); ALL FOUR
00C0 C0 25 AA DE 05C4 1934      MOVAL CRBSL_INTD+1(R10),192(R0); VECTORS
05CA 1935      1936      : Continue with ADP initialization.
05CA 1937      1938 20$: MOVAL CRBSL_INTD+1(R10),- ; SAVE SCB VECTOR CONTENTS IN ADP

```

6 13

55 52	0C	BB	05CF	1939	PUSHR	ADPSL_MBASCB(R2) #^M<R2,R3>	: SAVE SOME REGISTERS
52 62	DO	05D1	1940	MOVL	R2,R5	: COPY ADP ADDRESS	
00000000'GF	16	05D4	1941	MOVL	ADPSL_CSR(R2),R2	: VIRTUAL ADDRESS OF ADAPTER	
18 A5	63	DO	05D7	1942	JSB	G^MMG\$SVAPTECHK	: ADDRESS OF SPTE THAT MAPS ADAPTER
38 AA	52	DO	05E1	1944	MOVL	(R3),ADPSL_MBASPTE(R5)	: SAVE CONTENTS OF SPTE
14 A9	52	DO	05E3	1946	POPR	#^M<R2,R3>	: RESTORE REGISTERS
FA12	30	05EB	1947	MOVL	R2,CRB\$L_INTD+VEC\$L_ADAPTER(R10)	: SET CRB POINTER TO ADP	
		05EE	1948	MOVL	R2,IBDSL_ADAPTER(R9)	: AND INTO IDB	
		05EE	1949	BSBW	ADPLINK	: LINK ADP TO END OF CHAIN	
		05EE	1950			: Initialize adapter hardware.	
		05EE	1951				
55 59	DO	05EE	1952	MOVL	R9,R5	: ADDRESS OF IDB	
54 65	DO	05F1	1953	MOVL	IDBSL_CSR(R5),R4	: ADDRESS OF CONFIGURATION REGISTER 0	
30 BA	16	05F4	1954	JSB	ACRB\$L_INTD+VEC\$L_INITIAL(R10)	: INIT ADAPTER	
07FF 8F	BA	05F7	1955	POPR	#^M<R0,R1,R2,R3,R4,R5,R6,R7,R8,R9,R10>	: RESTORE ALL REGISTERS	
	05	05FB	1956	RSB		: RETURN	
		05FC	1957				
		05FC	1958				
				.DSABL	LSB		

05FC 1997 .SBTTL INI\$KDZ11  
05FC 1998 ++  
05FC 1999  
05FC 2000 INPUTS:  
05FC 2001 R2 - VA of next free system page  
05FC 2002 R3 - VA of system page table entry to be used to map VA in R2  
05FC 2003 R4 - nexus identification number of this adapter  
05FC 2004  
05FC 2005 OUTPUTS:  
05FC 2006  
05FC 2007 --  
05FC 2008  
05FC 2009 INI\$KDZ11:  
05FC 2010  
05 05FC 2029 RSB ; Return to caller.

05FD 2031 .SBTTL INI\$CONSOLE, init data structures for console  
 05FD 2032  
 05FD 2033  
 05FD 2034  
 05FD 2035  
 05FD 2036  
 05FD 2037  
 05FD 2038  
 05FD 2039  
 05FD 2040  
 05FD 2041  
 05FD 2042  
 05FD 2043  
 05FD 2044  
 05FD 2045  
 05FD 2046  
 05FD 2047  
 05FD 2048  
 05FD 2049  
 05FD 2050  
 05FD 2051  
 05FD 2052  
 05FD 2053  
 05FD 2054  
 66 A6 91 05FD 2056 .ENABL LSB  
 40 8F 10 0600 2057 CMPB RPB\$B\_DEVTYPE(R6),- ; BOOTING FROM CONSOLE BLOCK  
 10 12 0602 2058 #BTDSR\_CONSOLE ; STORAGE DEVICE?  
 41534303 8F D0 0604 2059 BNEQ BLD\_CRB ; NO  
 14 A3 060A 2060 MOVL #^A7CSA/a8+3,- ; YES, SET DEVICE NAME  
 060C 2062 DDB\$T\_NAME(R3) ; COUNTED STRING  
 060C 2067  
 54 A5 57 D4 060C 2070 CLRL R7 ; CLEAR ADP POINTER  
 01 B0 060E 2071 MOVW #1,UCBSW\_UNIT(R5) ; SET UNIT NUMBER TO 1  
 0D 11 0612 2072 BRB FILL\_CRB  
 0614 2075  
 0614 2076  
 0614 2077 ; NOW BUILD THE AUXILIARY DATA BLOCKS (CRB, IDB)  
 0614 2078  
 0614 2079 BLD\_CRB:  
 58 10 A7 D0 0614 2080 MOVL ADPSL\_CRB(R7),R8 ; GET ADDRESS OF CRB IF IT EXISTS  
 0E A7 01 B1 0618 2081 CMPW #ATS\_OBA,ADPSW\_ADPTYPE(R7); IS THIS A UNIBUS ADAPTER?  
 03 13 061C 2082 BEQL FILL\_CRB ; YES, ALLOCATE CRB  
 0088 31 061E 2083 BRW 100\$ ; NO, CRB/IDB ALREADY ALLOCATED  
 0621 2084  
 0621 2085 FILL\_CRB:  
 24 A2 00000000'9F 16 0621 2086 JSB @#INI\$ALLOC\_CRB ; GO ALLOCATE AND SETUP CRB  
 9F163FBB 8F D0 0627 2087 MOVL #^X9F163FBB,CRBSL\_INTD(R2) ; SET PUSHR #^M<R0,...R5>  
 38 A2 57 D0 062F 2088 ; JSB @#0 INTO INTERRUPT DISPATCH  
 58 52 D0 0633 2090 MOVL R7,CRBSL\_INTD+VECSL\_ADP(R2) ; SET POINTER TO ADP  
 51 0058 8F 3C 0636 2091 MOVL R2,R8 ; SAVE CRB POINTER  
 00000000'9F 16 063B 2092 MOVZWL #<IDBSC\_LENGTH+<8\*4>>,R1; SIZE TO ALLOCATE FOR IDB  
 08 A2 51 B0 0641 2093 JSB @#INI\$ACONONPAGED ; ALLOCATE IDB  
 0A A2 09 90 0645 2094 MOVW R1,IDBSW\_SIZE(R2) ; SET SIZE OF IDB  
 2C A8 52 D0 0649 2095 MOVB #DYN\$C\_IDB, IDBSB\_TYPE(R2); AND STRUCTURE TYPE CODE  
 064D 2096 MOVL R2,CRBSL\_INTD+VECSL\_IDB(R8) ; SET IDB INTO CRB  
 66 A6 91 064D 2099 CMPB RPB\$B\_DEVTYPE(R6),- ; BOOTING FROM CONSOLE BLOCK

50	00000000 8F	40 8F	0650 2100	BNEQ	#BTDSK_CONSOLE	; STORAGE DEVICE?	
		26	0652 2101	10\$	NO		
		80 25 A8	0654 2102	ADDL3	@#EXE\$GL SCB, #^XF0, R0	; YES, GET ADDRESS OF VECTOR IN SCB	
		60 49 A8	0660 2103	MOVAL	CRBSL_INTD+1(R8), (R0)+	; SET ADDR IN 1ST VECTOR	
48 A8	9F163FBB 8F	DO	0664 2104	MOVAL	CRBSL_INTD2+1(R8), (R0)	; SET ADDR IN 2ND VECTOR	
			0668 2105	MOVL	#^X9FT63FBB, CRBSL_INTD2(R8)	; STORE PUSHR #^M<R0...R5>	
			0670 2106			; JMP @# IN 2ND INT. DISPATCH	
		50 A8 52	0670 2107	MOVL	R2, CRBSL_INTD2+VECSL_IDB(R8)	; STORE ADDRESS OF IDB IN CRB	
		2C B8 1F	0674 2108	MOVL	#PRS_CSTD, -	; STORE IPR NUMBER OF CONSOLE INTERFACE	
			0678 2109	@CRBSL_INTD+8(R8)		; REGISTER AS DEVICE CSR ADDRESS	
		2F	11 0678 2110	BRB	100\$		
		62 58 A6	067A 2113	10\$:	MOVL	RPBSL_CSRVIR(R6), -	; SAVE BOOT DEVICE CSR ADDRESS
			067E 2114		IDBSL_CSR(R2)	; IN INTERRUPT DISPATCH BLOCK	
		11 91	067E 2115	CMPB	#BTDSR_UDA, -	; LOW ORDER BYTE OF ORIGINAL R0 TELLS	
		66 A6	0680 2116		RPBSB_DEVTYPE(R6)	; BOOT DEVICE TYPE.	
		08	12 0682 2117	BNEQ	20\$	; IF NOT BOOTING FROM A UDA BRANCH	
	00000000 9F	58 A6	0684 2118	MOVL	RPBSL_CSRVIR(R6), -	; AROUND.	
			068C 2119		@#B00\$GB_SYSTEMID	; COPY VIRTUAL ADDRESS OF UDA PORT CSR	
			068C 2120			; TO LOW ORDER LONGWORD OF SYSTEMID	
		14 A2 57	068C 2121	20\$:	MOVL	R7, IDBSL_ADP(R2)	; POINT IDB TO ADP
		50 1E A6	0690 2122		MOVZWL	RPBSW_ROUBVEC(R6), R0	; GET USER SPECIFIED VECTOR
		0A	12 0694 2123	BNEQ	30\$	; BRANCH IF VECTOR SPECIFIED	
		50 66 A6	0696 2124	MOVZBL	RPBSB_DEVTYPE(R6), R0	; ELSE GET DEVICE TYPE CODE	
50	FFFE'CF40	9A	069A 2125	MOVZWL	W^BOOTVECTOR-2[R0], R0	; GET DEFAULT INTERRUPT VECTOR	
50	10 B740	9E	06A0 2126	30\$:	MOVAB	@ADPSL_VECTOR(R7)[R0], R0	; COMPUTE ADDRESS OF VECTOR
60	26 A8	9E	06A5 2127		MOVAB	CRBSL_INTD+2(R8), (R0)	; SET ADDR OF INTERRUPT VECTOR
			06A9 2128				
			06A9 2129				
			06A9 2130				
			06A9 2131				
			06A9 2132				
			06A9 2133				
		05	06A9 2134	100\$:	RSB		
			06AA 2135		.DISABLE LSB	; RETURN	

06AA 2141 .SBTTL EXE\$INI\_TIMWAIT - COMPUTE CORRECT TIMEWAIT LOOP VALUES  
 06AA 2142 ++  
 06AA 2143 FUNCTIONAL DESCRIPTION:  
 06AA 2144  
 06AA 2145 EXE\$INI\_TIMWAIT initializes EXE\$GL\_TENUSEC and EXE\$GL\_UBDELAY, cells used  
 06AA 2146 in the time-wait macros. The first data cell, EXE\$GL\_TENUSEC, is the number  
 06AA 2147 of times the following loop will be executed in ten u-seconds. This is  
 06AA 2148 done once here to calibrate the loop instead of reading the processor clock.  
 06AA 2149 The resulting number is used in the system macros TIMEWAIT and TIMEDWAIT.  
 06AA 2150  
 06AA 2151 The first step is to initialize EXE\$GL\_UBDELAY. If the bit test instruction  
 06AA 2152 in the TIMEWAIT macro is executed too rapidly in a loop, it can saturate the  
 06AA 2153 Unibus. EXE\$GL\_UBDELAY is used to introduce a 3 microsecond delay loop into  
 06AA 2154 the TIMEWAIT bit test loop.  
 06AA 2155  
 06AA 2156 This routine is called only once, from INIT.  
 06AA 2157  
 06AA 2158 INPUT PARAMETERS:  
 06AA 2159  
 06AA 2160 NONE  
 06AA 2161  
 06AA 2162 IMPLICIT INPUTS:  
 06AA 2163  
 06AA 2164 Time-of-day processor clock.  
 06AA 2165 Interval timers.  
 06AA 2166  
 06AA 2167 OUTPUT PARAMETERS:  
 06AA 2168  
 06AA 2169 R0 - Destroyed.  
 06AA 2170  
 06AA 2171 IMPLICIT OUTPUTS:  
 06AA 2172  
 06AA 2173 EXE\$GL\_TENUSEC - set to appropriate value to make TIMEWAIT and TIMEDWAIT  
 06AA 2174 macros loop for 10 micro-seconds.  
 06AA 2175  
 06AA 2176 EXE\$GL\_UBDELAY - set to appropriate value to make TIMEWAIT and TIMEDWAIT  
 06AA 2177 macros loop for 3 micro-seconds in the unibus delay  
 06AA 2178 loop.  
 06AA 2179  
 06AA 2180 --  
 06AA 2181  
 06AA 2182 EXE\$INI\_TIMWAIT:: : Initialize time-wait data cells  
 06AA 2184 .ENABLE LSB  
 06AA 2185  
 06AA 2189  
 06AA 2193  
 06AA 2197  
 19 F953' 30 06AA 2199 BSBW INI\$CACHE  
 00 DA 06AD 2200 MTPR #0,#PR790\$\_NICR ; Initialize and enable cache.  
 7E 00004E20 8F 06B0 2202 ; Initialize next interval count register.  
 18 11 DA 06B0 2203 MOVL #20000,-(SP)  
 06B7 2204 MTPR #^X11,#PRS\_ICCS ; # of times to execute timed loop.  
 06BA 2205  
 FD 6E F5 06BA 2206 : \* \* \* start of loop to time \* \* \*  
 06BA 2207 10\$: SOBGTR (SP),10\$ ; Start clock, no interrupts.  
 06BD 2208 : \* \* \* end of loop to time \* \* \*  
 06BD 2209 ; Delay loop.

			06BD	2213		
			06BD	2217		
			06BD	2221		
	50 1A	DB	06BD	2223	MFPR	#PR790\$_ICR,RO ; Read total time to execute loop.
00000000'GF	0000EA60 8F 50	DA	06C0	2225	MTPR	#0,#PRS_ICCS ; Shut off clock.
	00000000'GF	D6	06C3	2227	DIVL3	RO,#60000,G^EXESGL_UBDELAY ; Calculate number of times through
			06CF	2228	INCL	G^EXESGL_UBDELAY ; loop to delay 3 microseconds.
			06D5	2229		
			06D5	2233		
			06D5	2237		
			06D5	2241		
	19 00	DA	06D5	2243	MTPR	#0,#PR790\$_NICR ; Initialize next interval count register.
			06D8	2245		
50 6E	00004E20 8F	DO	06D8	2246	MOVL	#20000,RO ; Number of times to execute test loop
	00000000'GF	DO	06DF	2247	MOVL	G^EXESGL_UBDELAY,(SP) ; Get delay loop iteration count.
	18 11	DA	06E6	2248	MTPR	#^X11,#PRS_ICCS ; Start clock, no interrupts
			06E9	2249		
000006F7'EF	8000 8F 03	B3	06E9	2250	**** Start of Loop to time	
	FD 6E	F5	06F2	2251	20\$: BITW #^X8000,40\$ ; Random BITx instruction to time	
	EF 50	F5	06F4	2252	BNEQ 40\$ ; Random conditional branch instruction	
			06F7	2253	30\$: SOBGTR (SP),30\$ ; Delay 3 microseconds.	
			06FA	2254	40\$: SOBGTR RO,20\$ ; Loop	
			06FA	2255	; **** End of loop to time	
			06FA	2256		
			06FA	2260		
			06FA	2264		
			06FA	2268		
	50 1A	DB	06FA	2270	MFPR	#PR790\$_ICR,RO ; Read total time to execute loop.
00000000'GF	18 00	DA	06FD	2272	MTPR	#0,#PRS_ICCS ; Shut clock off
	8E	D5	0700	2273	TSTL (SP)+ ; Pop delay loop index off stack.	
	00000000'GF	D6	0702	2274	DIVL3	RO,#200000,G^EXESGL_TENUSEC ; Calculate number of times to
			070E	2275	INCL	G^EXESGL_TENUSEC ; execute the loop to kill 10 u-secs.
			0714	2276		
			0714	2278		
			0714	2279	; Store the TIMEDWAIT values calculated with cache enabled in the BOOTDRIVR	
			0714	2280	; TIMEDWAIT cells.	
50	00000000'GF	DO	0714	2281	:	
	50 34 A0	DO	071B	2282	MOVL	G^EXESGL_RPB,RO ; Get address of RPB.
00000000'GF	00000000'GF	DO	071F	2283	MOVL	RPB\$L IOVEC(RO),RO ; Get address of BOOTDRIVR I/O cells.
	3E A0	DO	0725	2284	MOVL	G^EXESGL_TENUSEC,- ; Store TENUSEC value in BOOTDRIVR.
00000000'GF	00000000'GF	DO	0727	2285	MOVL	BQ0\$L_TENUSEC(RO) ; Store UBDELAY value in BOOTDRIVR.
	42 A0	DO	072D	2286	MOVL	G^EXESGL_UBDELAY,-
			072F	2287	MOVL	BQ0\$L_UBDELAY(RO) ; Return
			0730	2289	RSB	
			0730	2291	.DISABLE LSB	

0730 2299 .SBTTL EXESINIT\_TODR - SET SYSTEM TIME TO CORRECT VALUE AT STARTUP

0730 2300 :++ FUNCTIONAL DESCRIPTION:

0730 2301  
0730 2302  
0730 2303  
0730 2304  
0730 2305  
0730 2306  
0730 2307  
0730 2308  
0730 2309  
0730 2310  
0730 2311  
0730 2312  
0730 2313  
0730 2314  
0730 2315  
0730 2316  
0730 2317  
0730 2318  
0730 2319  
0730 2320  
0730 2321  
0730 2322  
0730 2323  
0730 2324  
0730 2325  
0730 2326  
0730 2327  
0730 2328  
0730 2329  
0730 2330  
0730 2331  
0730 2332  
0730 2333  
0730 2334  
0730 2335  
0730 2336 :--  
0730 2337  
0730 2338  
0730 2339 : Stack storage offsets:  
0730 2340  
00000000 0730 2341 TTCHAN = ^X00 : CHANNEL FOR TERMINAL (LONGWORD)  
00000004 0730 2342 TTNAME = ^X04 : STRING DESCRIPTOR FOR OPERATOR'S TERM  
0000000C 0730 2343 TMPDESC = ^X0C : TEMPORARY STRING DESCRIPTOR (QUADWORD)  
00000014 0730 2344 INTIME = ^X14 : INPUT TIME VALUE (QUADWORD)  
0000001C 0730 2345 LINBUF = ^X1C : INPUT LINE BUFFER (5 LONGWORDS)  
00000014 0730 2346 LINBUFSIZ = ^X14 : (LENGTH OF LINE BUFFER IN BYTES)

0730 2347  
0730 2348 : PURE DATA  
0730 2349  
0730 2350  
0730 2351 TERM\_NAMADR:  
30 41 50 4F 0730 2352 ASCII \OPAO\ : DEVICE NAME FOR OPERATOR'S TERMINAL  
00000004 0734 2353 TERM\_NAMSIZ = . - TERM\_NAMADR  
74 61 64 20 64 69 6C 61 76 6E 69 00 0734 2354 TIMERR: .ASCIC \invalid date/time\ :  
65 6D 69 74 2F 65 0740

```

11 0734
54 4E 45 20 45 53 41 45 4C 50 0A 0D 0746 2355 TIMEPROMPT:
20 44 4E 41 20 45 54 41 44 20 52 45 0746 2356 NPROMPT
4D 4D 4D 2D 44 44 28 20 45 4D 49 54 0747 2357 .BYTE ASCII <13><10>/PLEASE ENTER DATE AND TIME (DD-MMM-YYYY HH:MM) /
4D 4D 3A 48 48 20 20 59 59 59 59 2D 0753
54 4E 45 20 45 53 41 45 4C 50 0A 0D 0753
20 44 4E 41 20 45 54 41 44 20 52 45 0753
4D 4D 4D 2D 44 44 28 20 45 4D 49 54 075F
4D 4D 3A 48 48 20 20 59 59 59 59 2D 076B
20 20 29 0777
00000033 077A 2358 NPROMPT=.-TIMEPROMPT-1
077A 2359
077A 2360
077A 2361 EXESINIT_TODR:: : SET CORRECT TIME
077C 8F BB 077A 2362 .ENABLE, LSB
5E 30 C2 077A 2363 PUSHR #^M<R2,R3,R4,R5,R6,R8,R9,R10> : SAVE REGISTERS
56 5E D0 077E 2364 SUBL #4*12,SP : SCRATCH STORAGE
04 A6 04 9A 0781 2365 MOVL SP,R6 : SAVE ADDRESS OF SCRATCH STORAGE
08 A6 FFA4 CF 9E 0788 2366 MOVZBL #TERM NAMSIZ,TTNAME(R6) : SET SIZE OF OPERATOR'S TERM NAME AND
1C 00000000'GF 00' EO 078E 2367 MOVAB W^TERM_NAMADR,TTNAME+4(R6) : PIC ADDRESS INTO TERM NAME DESC
0796 2368 BBS S^#EXEV_SETTIME,G^EXE$GL_FLAGS,READTIME ; BR TO SOLICIT TIME
0796 2369
0796 2370
0796 2374
0796 2378
0796 2382
50 1B DB 0796 2384 MFPR #PR790$_TODR,RO : GET TIME OF DAY CLOCK VALUE
0799 2386
59 00000000'GF 50 C3 0799 2388 SUBL3 R0,G^EXE$GL_TODR,R9 : GET TOD DELTA TIME (10 MS UNITS)
09 1B 07A1 2389 BLEQU 5$ : BRANCH IF TIME IS LATER
0083D600 8F 59 D1 07A3 2390 CMPL R9,#24*60*60*100 : CHECK FOR SETBACK OF ONE DAY
06 1E 07AA 2391 BGEQU READTIME : MORE, MUST SOLICIT TIME
14 A6 7C 07AC 2396 5$: CLRQ INTIME(R6) : NULL ARGUMENT FOR EXESSETIME_INT
00C7 31 07AF 2397 BRW 200$ : RETURN TO CALLER
07B2 2398
07B2 2399 READTIME:
58 00000000'GF 59 D4 07B2 2400 CLRL R9 : SOLICIT TIME
32 07B4 2401 CVTWL G^SGN$GW_TPWAIT,R8 : CLEAR A FLAG
14 14 07BB 2402 BGTR 8$ : PICK UP TIMEOUT WAIT INTERVAL
0D 19 07BD 2403 BLSS 7$ : POSITIVE, WAIT THAT PERIOD ONCE
07BF 2404 6$: NEGATIVE IS WAIT FOREVER
50 00000000'GF 01 C1 07BF 2406 ADDL3 #1,G^EXE$GL_TODR,RO : ZERO, SET TIME-OF-DAY CLOCK TO
07C7 2408
07C7 2412
07C7 2416
07C7 2420
1B 50 DA 07C7 2422 MTPR R0,#PR790$_TODR : KNOWN VALUE + 10 MSEC AND FINISH UP
07CA 2424
E0 11 07CA 2426 BRB 5$ :
07CC 2428
07CC 2433
58 14 D0 07CC 2434 7$: MOVL #20,R8 : STARTING WAIT
59 D6 07CF 2435 INCL R9 : NEGATIVE - WAIT FOREVER
07D1 2436 8$: SASSIGN_S TTNAME(R6),TTCHAN(R6) : AND ASSIGN TO INPUT DEVICE
BLBC R0,6$ : ERROR - FALL BACK TO STORED TIME
52 DD 50 E9 07DF 2437 MOVAB W^TIMEPROMPT,R2 : GET ADDRESS OF PROMPT STRING
53 FF60 CF 9E 07E2 2438 10$: MOVZBL (R2)+,R3 : AND LENGTH
07E7 2439 SQIOW_S #0,W^TTCHAN(R6),- : PROMPT AND READ TIME
07EA 2440 <IOS_READPROMPT!IOSM_PURGE!IOSM_TIMED!IOSM_CVTLow>,-
07EA 2441

```

			07EA 2442	TMPDESC(R6), -	I/O STATUS BLOCK, NO AST OR PARAM
			07EA 2443	LINBUF(R6), #LINBUFSIZ, -	BUFFER ADDRESS AND SIZE
			07EA 2444	R8, #0, -	TIME OUT
			07EA 2445	R2, R3	PROMPT ADDRESS AND SIZE
54	AD 50	E9 080F	2446	BLBC R0, 6\$	ERROR - FALL BACK TO STORED TIME
	0C A6	7D 0812	2447	MOVQ TMPDESC(R6), R4	GET COMPLETION STATUS
	0D 54	E8 0816	2448	BLBS R4, 20\$	CONTINUE IF SUCCESSFUL READ
	A3 59	E9 0819	2449	BLBC R9, 6\$	FAILED ON ONE-TIME READ, RETURN
58	01 A848	9E 081C	2450	MOVAB 1(R8)[R8], R8	(2 * TIMEOUT) + 1
	58 58	3C 0821	2451	MOVZWL R8, R8	BOUND TIMEOUT
	BC	11 0824	2452	BRB 10\$	TRY AGAIN FOR TIME
		0826 2453	20\$:	MOVZWL TMPDESC+2(R6), TMPDESC(R6)	SOMETHING WAS INPUT
10 A6	0E A6	3C 0826	2454	MOVAB LINBUF(R6), TMPDESC+4(R6)	; FORM DESCRIPTOR FOR BUFFER
10 A6	1C A6	9E 082B	2455	\$BINTIM_S TMPDESC(R6), INTIME(R6)	; SET DESCRIPTOR ADDRESS
		0830 2456		BLBC R0, 89\$	; CONVERT TO BINARY TIME
05 50	E9 083D	2457		TSTL INTIME+4(R6)	INVALID TIME
18 A6	D5 0840	2458		BGTR 100\$	CHECK FOR DELTA TIME
	2A 14	0843	2459		BRANCH IF NOT - OK
		0845 2460	89\$:	MOVAB W^TIMERR, R2	INVALID TIME VALUE INPUT
52	FEEB CF	9E 0845	2461	MOVZBL (R2)+, R3	ADDRESS OF ERROR MESSAGE
	53 82	9A 084A	2462	\$QIOW_S #0, TTCHAN(R6), -	GET STRING LENGTH
		084D 2463		#IOS_WRITEVBLK, -	GIVE ERROR MESSAGE
		084D 2464			
		084D 2465			NO I/O STATUS, AST OR AST PARAM
		084D 2466			BUFFER ADDRESS, LENGTH
		084D 2467			SET CARRIAGE CONTROL TO CR/LF
FF73	31	086C 2468		BRW 10\$	AND TRY AGAIN
		086F 2469	100\$:		EXIT
		086F 2470		\$DASSGN_S TTCHAN(R6)	DE-ASSIGN TERMINAL CHANNEL
14 A6	7F 0879	2471 200\$:		PUSHAQ INTIME(R6)	SET NEW SYSTEM TIME
00000000'GF	01 FB	087C 2472		CALLS #1, G^EXE\$SETTIME INT	USE TODR CLOCK TO SET SYSTEM TIME
00000000'GF	00000000'GF	7D 0883	2473	MOVQ G^EXE\$GQ_TODCBASE, G^EXE\$GQ_BOOTTIME	; SAVE BOOT TIME
5E 30	CO 088E	2474		ADDL #12*4, SP	; CLEAN OFF SCRATCH STORAGE
077C 8F	BA 0891	2475		POPR #^M<R2, R3, R4, R5, R6, R8, R9, R10>	; RESTORE REGISTERS
		0895 2476			
		0895 2477			
		0895 2478			Fall through into the deallocate logic.
		0895 2479			
		0895 2480			RSB
		0895 2481			*** This goes in if another piece of
		0895 2482			*** initialization code is added that
		0895 2483			*** is executed after EXE\$INI_TIMWAIT.
		0895 2484			

.DISABLE LSB

```

0895 2486 DEAL_INIT_CODE: ; DEALLOCATE THE INITIALIZATION CODE
0895 2487
0895 2488 : It is the duty of the last-executed, loadable initialization
0895 2489 : routine to make itself and all other such routines disappear, i.e.,
0895 2490 : release the space they occupy to non-paged pool. Each routine's vector
0895 2491 : must be disconnected, e.g., be made to point to the symbol, EXESLOAD_ERROR.
0895 2492
0895 2493 : NOTE: This means that new initialization routines should be added
0895 2494 : to this module in a particular order, not necessarily at the
0895 2495 : end of the module!
0895 2496
0895 2497
0895 2498 .ENABLE LSB
0895 2499 MOVQ R2,-(SP) ; Save some registers
0898 2500
0898 2501 : First find the vectors that point to these initialization routines
0898 2502 : and reset them to point to EXESLOAD_ERROR.
0898 2503

51 50 0000'CF 9E 0898 2504 MOVAB W^SYSLSBEGIN,R0 ; Compute bounds of releasable piece:
50 00000000'8F C1 089D 2505 ADDL3 #<STAY HEADER-SYSL$BEGIN>,R0,R1 ; starting and ending addresses.
52 00000000'GF 9E 08A5 2506 MOVAB G^EXES$AL LOAVEC,R2 ; Get starting address of vectors.
53 00000000'GF 9E 08AC 2507 MOVAB G^EXESLOAD_ERROR,R3 ; Get end of vectors.
9F17 8F 62 B1 08B3 2508 10$: CMPW (R2),#^X9FT7 ; Is this JMP @# ?
1B 13 08B8 2509 BEQL 30$ ; Br if yes, skip past it.
80 8F 03 A2 91 08BA 2510 CMPB 3(R2),#^X80 ; Is this a system space address
16 12 08BF 2511 BNEQ 40$ ; Br if no, assume it's a HALT instr.
50 62 D1 08C1 2512 CMPL (R2),R0 ; Is address before the releasable
0C 1F 08C4 2513 BLSSU 20$ ; piece of memory? Br on yes.
51 62 D1 08C6 2514 CMPL (R2),R1 ; Is address after the releasable
07 1A 08C9 2515 BGTRU 20$ ; piece of memory? Br on yes.
62 00000000'GF 9E 08CB 2516 MOVAB G^EXESLOAD_ERROR,(R2) ; Reset this vector.
52 02 C0 08D2 2517 20$: ADDL #2,R2 ; Point past this vector.
52 D6 08D5 2518 30$: INCL R2 ; Come here to point past JMP @#.
52 D6 08D7 2519 40$: INCL R2 ; Come here to point past HALT.
53 52 D1 08D9 2520 CMPL R2,R3 ; Past the end of the vectors?
D5 1F 08DC 2521 BLSSU 10$ ; Keep searching vectors.

08DE 2522
08DE 2523 : Now release the memory to non-paged pool.
08DE 2524
50 0000'CF 9E 08DE 2525 MOVAB W^SYSLSBEGIN,R0 ; Point to start of module
51 0000'8F 3C 08E3 2526 MOVZWL #<STAY_HEADER-SYSL$BEGIN>,R1 ; Length to vaporize
F721' 31 08E8 2527 BRW 50$ ; Br to code that is not released.

00000000 00000000 0000 2528 .PSECT $$INIT__END,PAGE ; 'PAGE' SINCE 16-BYTE ALIGN IS NOT
00000000 00000000 0000 2529
00000000 00000000 0000 2530
00000000 00000000 0000 2531 STAY_HEADER:
00000000 00000000 0000 2532 .LONG 0,0
00000000 00000000 0008 2533 .WORD <SYSL$END-STAY_HEADER>
62 000A 2534 .BYTE DYN$C_LOADCODE
00 000B 2535 .BYTE 0
000C 2536
00000000'9F 16 000C 2537 50$: JSB @#EXE$DEANONPGDSIZ ; Just the smile on the Cheshire cat
52 8E 7D 0012 2538 MOVQ (SP)+,R2 ; Restore
05 0015 2539 RSB ; Return.
0016 2540
0016 2541 .DISABLE LSB
0016 2542 .END

```

\$\$\$\$VMSDEFINED	= 00000001		BUS_CSR_LEN	00000004 R 08
\$\$T1	= 00000001		CISINITIAL	***** X 0A
ABUS_INDEX	= 00000014 RG 09		CISINT	***** X 0A
ABUS_LOOP	= 00000054 R 0A		CITAB	00000015 R 08
ABUS_TYPE	= 00000010 RG 09		CONFIG_790	000000C5 R 0A
ABUS_VA	= 00000000 RG 09		CONFIG_IOSPACE	000000FF R 0A
ADAPTERS	= 00000000 R 02		CONFREG	000000A4 R 08
ADP\$B_TYPE	= 0000000A		CONFREGL	000001E4 R 08
ADP\$C_CIADPLEN	= 00000030		CPU_APDSIZE	00000019 R 08
ADP\$C_DRADPLEN	= 00000030		CPU_TYPE	= 00000004
ADP\$C_MBAADPLEN	= 00000030		CR	= 0000000D
ADP\$C_UBAADPLEN	= 00000258		CRB\$B_TYPE	= 0000000A
ADP\$L_AVECTOR	= 0000001C		CRB\$C_LENGTH	= 00000048
ADP\$L_CRB	= 00000010		CRB\$L_INTD	= 00000024
ADP\$L_CSR	= 00000000		CRB\$L_INTD2	= 00000048
ADP\$L_DPQFL	= 00000014		CRB\$L_WQBL	= 00000004
ADP\$L_LINK	= 00000004		CRB\$L_WQFL	= 00000000
ADP\$L_MBASCB	= 00000014		CRB\$W_SIZE	= 00000008
ADP\$L_MBASPT	= 00000018		CREATE_ARRAYS	000001BA R 0A
ADP\$L_MRACTMDRS	= 0000005C		CSR_LEN_OFFSET	= FFFFFFFB
ADP\$L_MRQFL	= 00000030		DBB\$T_NAME	= 00000014
ADP\$L_UBASCB	= 00000044		DEAL_INIT_CODE	00000895 R 0A
ADP\$L_UBASPT	= 00000054		DIRECT_VEC_NODE_CNT	00000009 R 08
ADP\$L_VECTOR	= 00000010		DRSINITIAL	***** X 0A
ADP\$W_ADPTYPE	= 0000000E		DRSINT	***** X 0A
ADP\$W_DBITMAP	= 00000060		DRTAB	00000011 R 08
ADP\$W_MRFENCE	= 0000015C		DYN\$C_APD	= 00000001
ADP\$W_MRFREGARY	= 0000015E		DYN\$C_CONF	= 00000007
ADP\$W_MRNFENCE	= 00000062		DYN\$C_CRB	= 00000005
ADP\$W_MRNRREGARY	= 00000064		DYN\$C_IDB	= 00000009
ADP\$W_SIZE	= 00000008		DYN\$C_INIT	= 00000063
ADP\$W_TR	= 0000000C		DYN\$C_LOADCODE	= 00000062
ADP\$W_UMR_DIS	= 00000256		END_ABUS_LOOP	000000E7 R 0A
ADPLINK	***** X 0A		END_NEXUS	000001B5 R 0A
ADPTAB_APDLEN	= 00000001		ERROR_HALT	00000239 R 0A
ADPTAB_ATYPE	= 00000003		ERROR_HALT_1	0000023E R 0A
ADPTAB_IDBUNITS	= 00000000		EXE\$AL_LOADVEC	***** X 0A
ALONPAGD	= 000004E4 R 0A		EXE\$DENONPGDSIZ	***** X 0B
AT\$CI	= 00000004		EXE\$GL_CONFREG	***** X 0A
AT\$DR	= 00000002		EXE\$GL_CONFREGL	***** X 0A
AT\$MBA	= 00000000		EXE\$GL_FLAGS	***** X 0A
AT\$UBA	= 00000001		EXE\$GL_NUMNEXUS	***** X 0A
BAD\$MR	= 00000300 R 08		EXE\$GL_RPB	***** X 0A
BI_BUS_CODE	= 80000000		EXE\$GL_SCB	***** X 0A
BI_CPU	= 00000000		EXE\$GL_TENUSEC	***** X 0A
BI_CSR_LEN	= 00000002		EXE\$GL_TODR	***** X 0A
BI_LIKE	= 00000000		EXE\$GL_UBDELAY	***** X 0A
BLD_CRB	= 00000614 R 0A		EXE\$GQ_BOOTTIME	***** X 0A
BOO\$GB_SYSTEMID	***** X 0A		EXE\$GQ_TODCBASE	***** X 0A
BOO\$GL_SPTFREH	***** X 0A		EXE\$INIT_TODR	0000077A RG 0A
BOO\$GL_SPTFREL	***** X 0A		EXE\$INI_TIMWAIT	000006AA RG 0A
BOOTVECTOR	= 00000000 R 08		EXE\$INT58	***** X 0A
BQO\$L_TENUSEC	= 0000003E		EXE\$INT5C	***** X 0A
BQO\$L_UBDELAY	= 00000042		EXE\$INT60	***** X 0A
BTDS\$K_CONSOLE	= 00000040		EXE\$LOAD_ERROR	***** X 09
BTDS\$K_UA	= 00000011		EXE\$MCHK_PRTCT	***** X 0A
BUS_CODE_OFFSET	= FFFFFFFC		EXE\$OUTZSTRING	***** X 0A

EXE\$POWERFAIL	*****	X	0A	MMG\$SVAPTECHK	*****	X	0A
EXE\$SETIME INT	*****	X	0A	NDTS_BUA	=	80000102	
EXE\$TEST CSR	*****	X	0A	NDTS_CI	=	00000038	
EXE\$UBAERR INT	*****	X	0A	NDTS_DR32	=	00000030	
EXE\$V SETTIME	*****	X	0A	NDTS_KDZ11	=	80000105	
FILL_CRB	00000621	R	0A	NDTS_MB	=	00000020	
FILL_IN_SCB	0000027E	R	0A	NDTS_MEM1664NI	=	00000012	
GET_GEN_TYPE	00000159	R	0A	NDTS_MEM16I	=	00000011	
GET_TYPE	00000140	R	0A	NDTS_MEM16NI	=	00000010	
IDB\$B_TYPE	= 0000000A			NDTS_MEM256EIL	=	00000071	
IDB\$C_LENGTH	= 00000038			NDTS_MEM256EIU	=	00000073	
IDB\$L_ADP	= 00000014			NDTS_MEM256I	=	00000074	
IDB\$L_CSR	= 00000000			NDTS_MEM256NIL	=	00000070	
IDB\$W_SIZE	= 00000008			NDTS_MEM256NIU	=	00000072	
IDB\$W_UNITS	= 0000000C			NDTS_MEM4I	=	00000009	
INI\$ALLOC CRB	*****	X	0A	NDTS_MEM4NI	=	00000008	
INI\$ALONONPAGED	*****	X	0A	NDTS_MEM64EIL	=	00000069	
INI\$CACHE	*****	X	0A	NDTS_MEM64EIU	=	0000006B	
INI\$CIADP	000004FF	R	0A	NDTS_MEM64I	=	0000006C	
INI\$CONSOLE	000005FD	RG	0A	NDTS_MEM64NIL	=	00000068	
INI\$DRADP	000004EA	R	0A	NDTS_MEM64NIU	=	0000006A	
INI\$IMAP	00000000	RG	0A	NDTS_MPM0	=	00000040	
INI\$KDZ11	000005FC	R	0A	NDTS_MPM1	=	00000041	
INI\$L_IOAVECS	00000018	R	09	NDTS_MPM2	=	00000042	
INI\$L_SCBVALS	00000247	R	0A	NDTS_MPM3	=	00000043	
INI\$MBADP	00000514	R	0A	NDTS_SCORMEM	=	80000001	
INI\$MPMADP	*****	X	06	NDTS_UB0	=	00000028	
INI\$SCB	00000259	R	0A	NDTS_UB1	=	00000029	
INI\$UBADP	000002CD	R	0A	NDTS_UB2	=	0000002A	
INI\$SUBSPACE	000002A9	R	0A	NDTS_UB3	=	0000002B	
INIT ROUTINES	00000000	R	06	NEXUSDESC	=	00000020	R 08
INTIME	= 00000014			NOSPT	=	000002E4	R 08
IOSM_CVTLLOW	*****	X	0A	NPROMPT	=	00000033	
IOSM_PURGE	*****	X	0A	NUMUBAVEC	=	00000080	
IOSM_TIMED	*****	X	0A	NUMVECS	=	00000003	
IOS_READPROMPT	*****	X	0A	NUM_PAGES	=	00000000	R 04
IOS_WRITEVBLK	*****	X	0A	NXT_NEXUS	=	0000010B	R 0A
IO790\$AL_IOAO	= 20000000			PA	=	20020000	
IO790\$AL_IOACR	= 00080000			PAMM\$C_NEXM	=	0000000F	
IO790\$AL_NNEX	= 00000010			PAMMSM_PAMADD	=	3FF00000	
IO790\$AL_PERABS	= 02000000			PAMM\$S_CODE	=	00000004	
IO790\$AL_PERNEX	= 00002000			PAMMSV_CODE	=	00000000	
IO790\$AL_UB0SP	= 00100000			PRS_CSTD	=	0000001F	
IO790\$C_SBIA	= 00000001			PRS_ICCS	=	00000018	
LF	= 0000000A			PRS_SID_TYP730	=	00000003	
LINBUF	= 0000001C			PRS_SID_TYP750	=	00000002	
LINBUFSIZ	= 00000014			PRS_SID_TYP780	=	00000001	
MAP_NEXUS	00000199	R	0A	PRS_SID_TYP790	=	00000004	
MAP_PAGES	00000213	R	0A	PRS_SID_TYP8NN	=	00000006	
MAXNEXUS	= 00000040			PRS_SID_TYP8SS	=	00000005	
MBASINITIAL	*****	X	0A	PRS_SID_TYPUV1	=	00000007	
MBASINT	*****	X	0A	PRS_TBI5	=	0000003A	
MBATAB	0000000D	R	08	PR790\$_ICR	=	0000001A	
MCHKSM_LOG	= 00000001			PR790\$_NICR	=	00000019	
MCHKSM_NEXM	= 00000004			PR790\$_PAMACC	=	00000040	
MMG\$GL_SBICONF	*****	X	0A	PR790\$_PAMLOC	=	00000041	
MMG\$GL_SPTBASE	*****	X	0A	PR790\$_TODR	=	0000001B	

PTESC_KW	= 10000000	UBA\$L_BRRVR	= 00000030
PTESM_VALID	= 80000000	UBA\$L_CR	= 00000004
READTIME	000007B2 R 0A	UBA\$UNEXINT	***** X 0A
RPBSB_DEVTYPE	= 00000066	UBAERRADR	= 00000090
RPBSL_ADPPHY	= 0000005C	UBAINT4	= 00000000
RPBSL_AdPVIR	= 00000060	UBAINT4REL	= 0000C0A
RPBSL_BOOTR1	= 00000020	UBAINT5	= 00000020
RPBSL_CSRPHY	= 00000054	UBAINT5REL	= 0000002A
RPBSL_CSRVIR	= 00000058	UBAINT6	= 00000040
RPBSL_IOVEC	= 00000034	UBAINT6REL	= 0000004A
RPBSW_ROUBVEC	= 0000001E	UBAINT7	= 00000060
SBIASL_CR	00000000	UBAINT7REL	= 0000006A
SBIASL_CSR	00000004	UBAINTADP	= 00000089
SBIASL_DIAGNOS	0000000C	UBAINTBASE	00000450 R 0A
SBIASL_DMAACA	00000018	UBINTSZ	= 00000094
SBIASL_DMAAID	0000001C	UCBSW_UNIT	= 00000054
SBIASL_DMABCA	00000020	VASM_SYSTEM	= 80000000
SBIASL_DMABID	00000024	VECSL_ADP	= 00000014
SBIASL_DMACCA	00000028	VECSL_IDB	= 00000008
SBIASL_DMACID	0000002C	VECSL_INITIAL	= 0000000C
SBIASL_DMAICA	00000010	VECTAB	000004E4 R 0A
SBIASL_DMAIID	00000014		
SBIASL_MAINT	00000044		
SBIASL_SBIERR	00000034		
SBIASL_SBIQC	0000004C		
SBIASL_SBISILO	00000030		
SBIASL_SBISTS	0000003C		
SBIASL_SILOCMP	00000040		
SBIASL_SUMRY	00000008		
SBIASL_TMOADDRS	00000038		
SBIASL_UNJAM	00000048		
SBIASS_TYPE	= 00000004		
SBIASV_TYPE	= 00000004		
SBICONF	000000E4 R 08		
SBI_BUS_CODE	= 00000000		
SBI_CPU	= 00000001		
SBI_CSR_LEN	= 00000001		
SBI_LIKE	= 00000001		
SGN\$GW_TPWAIT	***** X 0A		
STAY_HEADER	00000000 R 0B		
SW_BUS_CODE	00000005 R 0B		
SYSS\$ASSIGN	***** GX 0A		
SYSS\$BINTIM	***** GX 0A		
SYSS\$DASSGN	***** GX 0A		
SYSS\$QIOW	***** GX 0A		
SYSL\$BEGIN	***** X 0A		
SYSL\$END	***** X 0B		
TERM_NAMADR	00000730 R 0A		
TERM_NAMSIZ	= 00000004		
TEST_NEXUS	00000111 R 0A		
TIMEPROMPT	00000746 R 0A		
TIMERR	00000734 R 0A		
TM\$DESC	= 0000000C		
TTCHAN	= 00000000		
TTNAME	= 00000004		
UBA\$INITIAL	***** X 0A		
UBA\$INTO	***** X 0A		

## ! Psect synopsis !

PSECT name	Allocation	PSECT No.	Attributes
ABS	00000000	00 ( 0.)	NOPIC USR CON ABS LCL NOSHR NOEXE NORD NOWRT NOVEC BYTE
\$ABSS	00000050	01 ( 80.)	NOPIC USR CON ABS LCL NOSHR EXE RD WRT NOVEC BYTE
\$\$SINIT\$DATA0	00000074	02 ( 116.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC BYTE
\$\$SINIT\$DATA1	00000000	03 ( 0.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC BYTE
\$\$SINIT\$DATA2	0000003A	04 ( 58.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC BYTE
\$\$SINIT\$DATA3	00000000	05 ( 0.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC BYTE
\$\$SINIT\$DATA4	00000074	06 ( 116.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC BYTE
\$\$SINIT\$DATA5	00000000	07 ( 0.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC BYTE
\$\$SINIT\$DATA	0000033F	08 ( 831.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC LONG
SYSLOA	000000A6	09 ( 166.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC LONG
\$\$SINIT\$CODE	000008EB	0A ( 2283.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC QUAD
\$\$SINIT__END	00000016	0B ( 22.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC PAGE

## ! Performance indicators !

Phase	Page faults	CPU Time	Elapsed Time
Initialization	36	00:00:00.05	00:00:00.88
Command processing	128	00:00:00.60	00:00:03.78
Pass 1	584	00:00:15.14	00:00:56.71
Symbol table sort	0	00:00:01.92	00:00:07.68
Pass 2	342	00:00:04.34	00:00:18.34
Symbol table output	36	00:00:00.19	00:00:00.60
Psect synopsis output	4	00:00:00.03	00:00:00.04
Cross-reference output	0	00:00:00.00	00:00:00.00
Assembler run totals	1132	00:00:22.27	00:01:28.03

The working set limit was 2400 pages.

149851 bytes (293 pages) of virtual memory were used to buffer the intermediate code.

There were 100 pages of symbol table space allocated to hold 1837 non-local and 38 local symbols.

2546 source lines were read in Pass 1, producing 43 object records in Pass 2.

50 pages of virtual memory were used to define 48 macros.

## ! Macro library statistics !

Macro library name	Macros defined
\$255\$DUA28:[SYSLOA.OBJ]790DEF.MLB;1	2
\$255\$DUA28:[SYS.OBJ]LIB.MLB;1	22
\$255\$DUA28:[SYSLIB]STARLET.MLB;2	15
TOTALS (all libraries)	39

1979 GETS were required to define 39 macros.

There were no errors, warnings or information messages.

INIADP790  
VAX-11 Macro Run Statistics

- ADAPTER INITIALIZATION FOR VAX 11/790 H 14  
16-SEP-1984 00:56:31 VAX/VMS Macro V04-00  
11-SEP-1984 16:29:18 [SYSLOA.SRC]INIADP.MAR;3 Page 48  
(17)

MACRO/LIS=LISS:INIADP790/OBJ=OBJ\$:INIADP790 MSRC\$:CPUSW790/UPDATE=(ENH\$:CPUSW790)+MSRC\$:INIADP/UPDATE=(ENH\$:INIADP)+EXECMLS/LIB+LIB\$

0396 AH-BT13A-SE  
VAX/VMS V4.0

DIGITAL EQUIPMENT CORPORATION  
CONFIDENTIAL AND PROPRIETARY

